☆31Jan 15, 2019Updated 7 years ago
Alternatives and similar repositories for mpegUtil
Users that are interested in mpegUtil are comparing it to the libraries listed below
Sorting:
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- simple google authentication for nginx by lua☆31Jan 15, 2016Updated 10 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- ☆11May 8, 2022Updated 3 years ago
- Audio SampleConvert And BitWidthConvert And trackConvert☆11Jul 12, 2019Updated 6 years ago
- ☆10Mar 4, 2022Updated 4 years ago
- 海康ISUP☆22Dec 5, 2025Updated 3 months ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 2 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- A fluent TypeScript API to FFmpeg (http://www.ffmpeg.org)☆11Updated this week
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆16Sep 21, 2025Updated 5 months ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- This repository is used to store RTL code for combining a single video source from multiple video sources.☆18Oct 28, 2024Updated last year
- fluent kinesis plugin shipping KPL aggregation format records, based on https://github.com/awslabs/aws-fluent-plugin-kinesis☆10Jun 23, 2023Updated 2 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated 11 months ago
- 基于传统方法(非深度学习)的美颜算法实现，支持美白和磨皮☆11Jul 31, 2023Updated 2 years ago
- A risc v based architecture to develop a core/ processor which is capable of Matrix MAC Operations☆11Apr 21, 2024Updated last year
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 4 years ago
- RTL code for the DPU chip designed for irregular graphs☆13May 30, 2022Updated 3 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- ☆11Mar 10, 2023Updated 3 years ago
- Implemented a two-level (L1 and L2) cache simulator in C++ with round robin eviction policy☆10Jan 4, 2017Updated 9 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- Quick and easy way to get into n8n nodes development.☆18Nov 8, 2025Updated 4 months ago
- 「Chiselを始めたい人に読んで欲しい本」のサンプルコード用リポジトリ☆10Aug 26, 2021Updated 4 years ago
- 第四届全国大学生嵌入式比赛SoC☆11Apr 1, 2022Updated 3 years ago
- Verification IP for Watchdog☆12Apr 6, 2021Updated 4 years ago
- ☆14Oct 5, 2023Updated 2 years ago
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated last year
- 这是一个基于Vue + Vuex + Webpack + Websocket + Iris(go web framework) 开发的简单的多人聊天室☆10Apr 20, 2018Updated 7 years ago
- a sql optimizer plug for phpmyadmin☆12Nov 23, 2018Updated 7 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- Verilog RTL Implementation of DNN☆10Jun 26, 2018Updated 7 years ago