MLIR-China / mlir-playgroundLinks
Play with MLIR right in your browser
☆136Updated 2 years ago
Alternatives and similar repositories for mlir-playground
Users that are interested in mlir-playground are comparing it to the libraries listed below
Sorting:
- A home for the final text of all TVM RFCs.☆106Updated 11 months ago
- MLIR Sample dialect☆128Updated 6 months ago
- The quantitative performance comparison among DL compilers on CNN models.☆74Updated 5 years ago
- Benchmark Framework for Buddy Projects☆55Updated last month
- ☆195Updated 2 years ago
- Shared Middle-Layer for Triton Compilation☆285Updated last week
- PET: Optimizing Tensor Programs with Partially Equivalent Transformations and Automated Corrections☆122Updated 3 years ago
- Automatic Schedule Exploration and Optimization Framework for Tensor Computations☆180Updated 3 years ago
- An MLIR-based toy DL compiler for TVM Relay.☆58Updated 2 years ago
- play gemm with tvm☆91Updated 2 years ago
- examples for tvm schedule API☆101Updated 2 years ago
- Conversions to MLIR EmitC☆133Updated 9 months ago
- TPP experimentation on MLIR for linear algebra☆136Updated last month
- FlagTree is a unified compiler for multiple AI chips, which is forked from triton-lang/triton.☆83Updated last week
- A lightweight, Pythonic, frontend for MLIR☆80Updated last year
- Automatic Mapping Generation, Verification, and Exploration for ISA-based Spatial Accelerators☆115Updated 2 years ago
- An unofficial cuda assembler, for all generations of SASS, hopefully :)☆84Updated 2 years ago
- ☆241Updated last month
- Python interface for MLIR - the Multi-Level Intermediate Representation☆266Updated 9 months ago
- Intel® Extension for MLIR. A staging ground for MLIR dialects and tools for Intel devices using the MLIR toolchain.☆142Updated last week
- A model compilation solution for various hardware☆446Updated 3 weeks ago
- SparseTIR: Sparse Tensor Compiler for Deep Learning☆138Updated 2 years ago
- ☆25Updated 2 years ago
- Dissecting NVIDIA GPU Architecture☆106Updated 3 years ago
- a tensor computing compiler based tile programming for gpu, cpu or tpu☆45Updated last week
- CUDA PTX-ISA Document 中文翻译版☆44Updated 3 months ago
- MatMul Performance Benchmarks for a Single CPU Core comparing both hand engineered and codegen kernels.☆134Updated last year
- A sandbox for quick iteration and experimentation on projects related to IREE, MLIR, and LLVM☆60Updated 5 months ago
- An MLIR-based compiler framework bridges DSLs (domain-specific languages) to DSAs (domain-specific architectures).☆623Updated this week
- heterogeneity-aware-lowering-and-optimization☆257Updated last year