fast-codesign / FAST-OpenBox-S4

Related projects: ⓘ

• shinan6 / robust-gps-antispoofing
  ☆15Updated this week
• MobiSense / Ziggo-CaaS-Switch
  HW&SW Switch implementation enabling Control-as-a-Service industrial network paradigm
  ☆13Updated 6 months ago
• fast-codesign / OpenTSN3.2
  ☆19Updated 2 years ago
• fast-codesign / OpenTSN1.0
  an opensource project to enable TSN research with FAST
  ☆35Updated 3 years ago
• ucb-ee290c / fa18-smartnic
  SmartNIC
  ☆14Updated 5 years ago
• ybai62868 / OpenCL_Xilinx-Intel_HeteroCL
  This is a repo which contains some details about how to use OpenCL backend (Xilinx/Intel).
  ☆24Updated 4 years ago
• horizon-research / Efficient-Deep-Learning-for-Point-Clouds
  ☆44Updated 3 years ago
• microsoft / DUA
  DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine bou…
  ☆38Updated 2 years ago
• nyu-systems / gauntlet
  Finding bugs in P4 compilers using translation validation.
  ☆35Updated 2 months ago
• fast-codesign / OpenTSN3.0
  an opensource project to enable TSN research
  ☆40Updated 2 years ago
• MobiSense / Ziggo-Device
  Time sensitive network performance evaluation toolkit, based on Zynq7000 FPGA architecture.
  ☆18Updated 4 months ago
• acada-sjtu / DNN-Accelerator
  ☆10Updated this week
• datenlord / wavebpf
  High-performance eBPF implementation in hardware.
  ☆25Updated 2 years ago
• efeslab / optimus-hypervisor
  ☆18Updated 3 years ago
• qiaokang92 / poise
  Poise source code repo
  ☆12Updated 4 years ago
• jiazhihao / sosp19ae
  Artifacts for SOSP'19 paper Optimizing Deep Learning Computation with Automatic Generation of Graph Substitutions
  ☆21Updated 2 years ago
• NVIDIA / ansible-collection-dpu-ops
  NVIDIA DPU OPs collection
  ☆12Updated last year
• axbryd / warp-artifacts
  Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"
  ☆17Updated 2 years ago
• sands-lab / omnireduce
  ☆67Updated last year
• xumengwei / DeepCache
  Cache design for CNN on mobile
  ☆32Updated 6 years ago
• rval735 / bisunaU50
  BiSUNA framework specialized to compile for the Xilinx Alveo U50
  ☆13Updated 3 years ago
• pku-compiler-design-spring / Project2019Spring
  Main project, Compiler design PKU 2019 Spring
  ☆8Updated 5 years ago
• acsl-technion / nica
  An infrastructure for inline acceleration of network applications
  ☆30Updated 2 years ago
• oscomp / proj6-user-level-interrupt
  基于FPGA实现用户态中断硬件机制与优化操作系统内核
  ☆9Updated 8 months ago
• ruipeterpan / torch_profiler
  Simple PyTorch profiler that combines DeepSpeed Flops Profiler and TorchInfo
  ☆9Updated last year
• MagicLabFast / FAST
  开源SDN交换机项目-FAST 项目背景 现有SDN交换机开源项目（如OVS）主要基于软件编写，虽然其分组转发查表等功能在内核中实现，但分组转发性能仍然是主要问题。将软件SDN交换机的分组转发模块卸载到FPGA中实现，不仅能提高交换性能，而且利用FPGA可重…
  ☆37Updated 7 years ago
• cmu-snap / BBQ
  Artifacts for the "BBQ: A Fast and Scalable Integer Priority Queue for Hardware Packet Scheduling" paper that appears in NSDI '24.
  ☆13Updated 4 months ago
• engjefersonsantiago / P4HLS
  P4 compatible HLS modules
  ☆10Updated 6 years ago
• NetFPGA / NetFPGA-PLUS
  ☆46Updated 2 months ago
• JunnanLi / iCore
  in-line FPGA-CPU协同分组处理
  ☆15Updated 2 years ago