A VHDL-based VGA driver to implement a square 41x41 screensaver that cycles through 256 different colors.
☆18Aug 8, 2022Updated 4 years ago
Alternatives and similar repositories for VGA-based-screensaver
Users that are interested in VGA-based-screensaver are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SDSoC platforms for Digilent Zynq boards☆11Mar 2, 2017Updated 9 years ago
- Autonomous Quadrotor Landing☆14Apr 9, 2019Updated 7 years ago
- This repository contains all labs done as a part of the Embedded Logic and Design course.☆28Jun 10, 2018Updated 8 years ago
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆37Jun 30, 2024Updated 2 years ago
- Apache NuttX RTOS on 64-bit RISC-V Sophgo SG2000 (T-Head C906 / Milk-V Duo S)☆45Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆54Sep 17, 2017Updated 9 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated 2 years ago
- Source code for photolithography stepper software☆44Sep 10, 2026Updated last month
- Collection of projects for various FPGA development boards☆48May 13, 2024Updated 2 years ago
- ☆81Aug 7, 2026Updated 2 months ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆86Oct 7, 2022Updated 4 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆59Mar 3, 2024Updated 2 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆120Jul 2, 2023Updated 3 years ago
- Simple 8-bit UART realization on Verilog HDL.☆121Apr 27, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆291Nov 25, 2019Updated 6 years ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆223Oct 10, 2026Updated last week
- ☆527Updated this week
- An open source sort-of CP/M 2.2 distribution.☆409Aug 17, 2026Updated 2 months ago
- Lightweight and High-Fidelity End-to-End Text-to-Speech with Multi-Band Generation and Inverse Short-Time Fourier Transform☆470Nov 17, 2022Updated 3 years ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆607Jul 30, 2025Updated last year
- A collection of Master XDC files for Digilent FPGA and Zynq boards.☆720Updated this week
- A roadmap for those who want to build a career as an FPGA / ASIC Engineer☆712May 31, 2026Updated 4 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,476Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Open source FPGA-based NIC and platform for in-network compute☆2,493Jul 5, 2024Updated 2 years ago
- RISC-V CPU Core (RV32IM)☆1,805Sep 18, 2021Updated 5 years ago
- RISC-V Open Source Supervisor Binary Interface☆1,549Sep 28, 2026Updated 2 weeks ago
- Verilog AXI components for FPGA implementation☆2,157Feb 27, 2025Updated last year
- cocotb: Python-based chip (RTL) verification☆2,545Updated this week
- Multilingual Automatic Speech Recognition with word-level timestamps and confidence☆2,855Sep 28, 2026Updated 2 weeks ago
- Verilator open-source SystemVerilog simulator and lint system☆4,017Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,393Sep 7, 2026Updated last month
- Harness LLMs with Multi-Agent Programming☆4,117Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Yosys Open SYnthesis Suite☆4,817Updated this week
- Automatic Speech Recognition with Speaker Diarization based on OpenAI Whisper☆5,664Aug 15, 2026Updated 2 months ago
- Toolkit for linearizing PDFs for LLM datasets/training☆19,751Mar 25, 2026Updated 6 months ago
- Large Language Model Text Generation Inference☆10,880Mar 21, 2026Updated 6 months ago
- Open-source AI orchestration framework for building context-engineered, production-ready LLM applications. Design modular pipelines and a…☆26,756Updated this week
- A scalable generative AI framework built for researchers and developers working on Large Language Models, Multimodal, and Speech AI (Auto…☆18,594Updated this week
- See, hear, and interact on your local devices.☆26,824Updated this week