Teste V4 para a vaga de desenvolvedor Frontend.
☆15Mar 7, 2025Updated last year
Alternatives and similar repositories for teste-frontend-v4
Users that are interested in teste-frontend-v4 are comparing it to the libraries listed below
Sorting:
- Teste V3 para a vaga de desenvolvedor Backend.☆11Mar 7, 2025Updated last year
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- ☆13Aug 7, 2025Updated 7 months ago
- ☆12Feb 15, 2024Updated 2 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- https://shinobichronicles.com☆12Jan 31, 2026Updated last month
- Demonstration of using Doxygen to generate documentation for C++ code. Credits to Brent Nash.☆13May 20, 2013Updated 12 years ago
- ZPU - the worlds smallest 32 bit CPU with GCC toolchain☆16Jul 17, 2014Updated 11 years ago
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- bb0.2 lives here!☆10Apr 15, 2022Updated 3 years ago
- This is the Google/EFabless/Skywater Caravel submission of an Analog Spiking Neuron Circuit. The submission also includes a SONOS transis…☆12Apr 21, 2023Updated 2 years ago
- Arizona State University CSE320☆12Mar 22, 2015Updated 10 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆11Mar 4, 2023Updated 3 years ago
- ☆12Sep 4, 2023Updated 2 years ago
- AES-128 Encryption☆10Jul 17, 2014Updated 11 years ago
- Dockerfile of Oracle Database Express Edition 11g Release 2☆10Nov 6, 2023Updated 2 years ago
- SGMII☆13Jul 17, 2014Updated 11 years ago
- 1st Testwafer for LibreSilicon☆15May 24, 2019Updated 6 years ago
- I2C Slave☆14Jul 17, 2014Updated 11 years ago
- USB 1.1 PHY☆11Jul 17, 2014Updated 11 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- Helping get up to speed with drone via examples☆11Feb 1, 2022Updated 4 years ago
- Osqoop is an open-source oscilloscope☆11Mar 4, 2018Updated 8 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆16Mar 31, 2021Updated 4 years ago
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Feb 16, 2013Updated 13 years ago
- IO and periphery cells for the GF180MCU provided by GlobalFoundries.☆14Dec 3, 2022Updated 3 years ago
- ☆17Feb 11, 2026Updated 3 weeks ago
- Reed Solomon Decoder (204,188)☆13Jul 17, 2014Updated 11 years ago
- CentOS CI provisioner☆10Updated this week
- MIPS R10000 architecture simulator with C++☆10Jun 8, 2023Updated 2 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆14Dec 8, 2020Updated 5 years ago
- ☆14Jan 12, 2023Updated 3 years ago
- AlmaLinux Build System build node.☆12Nov 15, 2025Updated 3 months ago
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Jan 9, 2016Updated 10 years ago
- FPU Double VHDL☆12Jul 17, 2014Updated 11 years ago