ModelEngine 项目群的社区管理规范。
☆50Jul 9, 2026Updated 2 months ago
Alternatives and similar repositories for community
Users that are interested in community are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 构建部署完整 ModelEngine 的脚本仓库。☆22Nov 12, 2025Updated 10 months ago
- AppPlatform 是一个前沿的大模型应用工程，旨在通过集成的声明式编程和低代码配置工具，简化和优化大模型的训练与推理应用的开发过程。本工程为软件工程师和产品经理提供一个强大的、可扩展的环境，以支持从概念到部署的全流程 AI 应用开发。☆1,457Updated this week
- FIT: 企业级AI开发框架，提供多语言函数引擎（FIT）、流式编排引擎（WaterFlow）及Java生态的LangChain替代方案（FEL）。原生/Spring双模运行，支持插件热插拔与智能聚散部署，无缝统一大模型与业务系统。☆2,117Mar 13, 2026Updated 6 months ago
- Nexent is a zero-code platform for auto-generating production-grade AI agents using Harness Engineering principles — unified tools, skill…☆5,889Updated this week
- Terminology Dataset☆24Feb 27, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Improved version of http://web.mit.edu/6.111/volume2/www/f2018/tools/sd_controller.v☆13Dec 6, 2021Updated 4 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Oct 31, 2021Updated 4 years ago
- A JPEG-LS plugin for the Python Pillow library☆16Dec 31, 2023Updated 2 years ago
- Open Source SSD Controller. NVMe and Lightstor variants☆18May 21, 2014Updated 12 years ago
- Benchmarks for High-Level Synthesis☆11Mar 17, 2023Updated 3 years ago
- FT2232HL JTAG & UART Downloader☆22Jul 18, 2021Updated 5 years ago
- Click-Through Rate Estimation for Rare Events in Online Advertising☆14Oct 17, 2018Updated 7 years ago
- ☆14Dec 17, 2015Updated 10 years ago
- Quantization (QAT) Demo on CIFAR10☆17Jan 29, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Trabalho de Graduação☆20Nov 2, 2014Updated 11 years ago
- My self-designed ZYNQ-7010 4-layer developement board.☆35Jul 25, 2021Updated 5 years ago
- This project offers a simplified compressor that produces Gzip-compatible output with small resources for microcontrollers and edge compu…☆29Nov 5, 2022Updated 3 years ago
- A small RISC-V RV32I core written in VHDL, intended as testbed for my personal VHDL learning☆31May 22, 2018Updated 8 years ago
- DASS HLS Compiler☆30Oct 4, 2023Updated 2 years ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆31Mar 9, 2023Updated 3 years ago
- A compact array with a large number of microphones and a flexible geometry.☆32Aug 13, 2021Updated 5 years ago
- Non-Parametric Calibration for Classification (AISTATS 2020)☆19Feb 3, 2022Updated 4 years ago
- Arduino library that supports CF Cards and PATA drives☆43Jan 1, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- USB Full Speed PHY☆49May 3, 2020Updated 6 years ago
- Code for "Computer Architecture" in 2020 Spring.☆28Jun 20, 2020Updated 6 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆36Dec 4, 2025Updated 9 months ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆49Jan 14, 2021Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆52Oct 24, 2021Updated 4 years ago
- 【例程】国产高云FPGA 开发板及其工程☆53Updated this week
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆41Sep 18, 2024Updated 2 years ago
- AD7606 driver verilog☆51May 22, 2019Updated 7 years ago
- FPGArduino source☆71Apr 9, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…☆55Jun 28, 2018Updated 8 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆71May 8, 2020Updated 6 years ago
- A lightweight image converter which supports PNG, PNM, BMP, QOI, JPEG-LS, and H.265 intra-frame.☆57Jun 7, 2025Updated last year
- FPGA implementation of deflate (de)compress RFC 1950/1951☆65May 2, 2019Updated 7 years ago
- Basic USB-CDC device core (Verilog)☆94May 15, 2021Updated 5 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆87Apr 11, 2022Updated 4 years ago
- ☆66Sep 23, 2022Updated 4 years ago