ModelEngine 项目群的社区管理规范。
☆42Feb 7, 2026Updated last month
Alternatives and similar repositories for community
Users that are interested in community are comparing it to the libraries listed below
Sorting:
- FIT: 企业级AI开发框架，提供多语言函数引擎（FIT）、流式编排引擎（WaterFlow）及Java生态的LangChain替代方案（FEL）。原生/Spring双模运行，支持插件热插拔与智能聚散部署，无缝统一大模型与业务系统。☆2,103Updated this week
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- Vitis 部署加速器工作流介绍☆11Jan 10, 2025Updated last year
- Click-Through Rate Estimation for Rare Events in Online Advertising☆14Oct 17, 2018Updated 7 years ago
- Adapter board exposing SATA M.2 SSD on FMC board-to-board connector☆15Aug 7, 2023Updated 2 years ago
- ☆14Sep 26, 2025Updated 5 months ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Oct 31, 2021Updated 4 years ago
- ☆12Jul 20, 2022Updated 3 years ago
- ☆14Dec 17, 2015Updated 10 years ago
- A JPEG-LS plugin for the Python Pillow library☆16Dec 31, 2023Updated 2 years ago
- FT2232HL JTAG & UART Downloader☆20Jul 18, 2021Updated 4 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 7 years ago
- A compact array with a large number of microphones and a flexible geometry.☆28Aug 13, 2021Updated 4 years ago
- Quantization (QAT) Demo on CIFAR10☆17Jan 29, 2024Updated 2 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆34Dec 4, 2025Updated 3 months ago
- A library turn Curie Core boards(Arduino/Genuino 101) into a Bluetooth Keyboard.☆18Jul 17, 2018Updated 7 years ago
- ☆22Sep 16, 2021Updated 4 years ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆28Mar 9, 2023Updated 3 years ago
- This project offers a simplified compressor that produces Gzip-compatible output with small resources for microcontrollers and edge compu…☆29Nov 5, 2022Updated 3 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆39Sep 18, 2024Updated last year
- A small RISC-V RV32I core written in VHDL, intended as testbed for my personal VHDL learning☆31May 22, 2018Updated 7 years ago
- My self-designed ZYNQ-7010 4-layer developement board.☆35Jul 25, 2021Updated 4 years ago
- LMAX Disruptor backed Thrift Server implementation (half-sync/half-async).☆70Aug 16, 2017Updated 8 years ago
- [mirror]A light weight container runtime daemon for IOT and Cloud infrastructure.☆391Sep 30, 2025Updated 5 months ago
- 【例程】国产高云FPGA 开发板及其工程☆43Feb 2, 2026Updated last month
- Code for "Computer Architecture" in 2020 Spring.☆28Jun 20, 2020Updated 5 years ago
- USB Full Speed PHY☆49May 3, 2020Updated 5 years ago
- The code of CL4CTR☆48Jul 1, 2023Updated 2 years ago
- AD7606 driver verilog☆46May 22, 2019Updated 6 years ago
- SPI-Flash XIP Interface (Verilog)☆48Oct 24, 2021Updated 4 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆46Jan 14, 2021Updated 5 years ago
- To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…☆55Jun 28, 2018Updated 7 years ago
- Repository gathering basic modules for CDC purpose☆58Dec 31, 2019Updated 6 years ago
- Fast JVM collection☆60Mar 8, 2015Updated 11 years ago
- A lightweight image converter which supports PNG, PNM, BMP, QOI, JPEG-LS, and H.265 intra-frame.☆57Jun 7, 2025Updated 9 months ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68May 8, 2020Updated 5 years ago
- ☆64Sep 23, 2022Updated 3 years ago
- FPGA implementation of deflate (de)compress RFC 1950/1951☆63May 2, 2019Updated 6 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆78Apr 11, 2022Updated 3 years ago