Alternatives and similar repositories for iota_fpga

Users that are interested in iota_fpga are comparing it to the libraries listed below

• unixb0y / SystemVerilogSHA256
  SHA256 in (System-) Verilog / Open Source FPGA Miner
  ☆80Updated 7 years ago
• jck / riscv
  ☆19Updated last year
• altera-fpga / remote-debug-for-intel-fpga
  This is a software reference code to implement the FPGA remote debug feature. User will compile the reference code into a user space appl…
  ☆14Updated 3 months ago
• audiocircuit / NCSU-Low-Power-RFID
  Verilog code for a low power RFID chip that will communicate with I2C sensors.
  ☆13Updated 11 years ago
• fast-codesign / OpenTSN1.0
  an opensource project to enable TSN research with FAST
  ☆37Updated 4 years ago
• Goshik92 / SHA256Hasher
  SHA-256 IP core for ZedBoard (Zynq SoC)
  ☆30Updated 7 years ago
• kole-huang / picorv32_soc
  picorv32_soc, simulation env, FPGA, boot code, RTOS
  ☆15Updated 6 years ago
• aliasgherman / 5GNR-SSS-PSS-Generation
  Python Functions to generate the sequences for 5G NR PSS and SSS and correlate
  ☆11Updated 6 years ago
• jchengX / MAC_BFM
  wifi
  ☆12Updated 8 years ago
• Xilinx / IIoT-SPYN
  IIoT-SPYN gives users the ability to control, monitor, capture data, visualize and analyze industrial grade motors
  ☆43Updated 5 years ago
• Gekkio / docker-fpga
  Dockerized FPGA toolchain experiments
  ☆29Updated last year
• dawsonjon / Chips-Demo
  Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.
  ☆16Updated 7 years ago
• JeremyV2014 / VerilogSHA256Miner
  Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.
  ☆16Updated 6 years ago
• ianhchuang / EPC-Gen2-RFID-Tag-Baseband-Processor
  Verilog library of EPC Gen-2 RFID Tag Baseband Processor for IC and FPGA designers
  ☆36Updated 3 years ago
• fast-codesign / OpenTSN3.0
  an opensource project to enable TSN research
  ☆40Updated 3 years ago
• pedrorivera / SiaFpgaMiner
  VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin
  ☆62Updated 7 years ago
• JacoboJin / RISCV-on-PYNQ-Z2
  This repo is to inplemente the riscv soc on the xilinx pynq-z2 board
  ☆11Updated last year
• poucotm / SublimeLinter-contrib-verilator
  👌 This linter plugin for SublimeLinter provides an interface to Verilator (Verilog Simulator)
  ☆16Updated last year
• Baungarten-CINVESTAV / Towards-On-Board-SAR-Processing-with-FPGA-Accelerators-and-a-PCIe-Interface
  Public repository of the data, scripts and methodology presented in the paper "Towards On-Board SAR Processing with FPGA Accelerators and…
  ☆11Updated 2 years ago
• Xilinx / PYNQ-Networking
  Networking Overlay on PYNQ
  ☆50Updated 6 years ago
• siamumar / BIST_PUF_TRNG
  A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators
  ☆23Updated 7 years ago
• parallella / openeda
  Open source EDA chip design flow
  ☆51Updated 8 years ago
• kramble / FPGA-Litecoin-Miner
  A litecoin scrypt miner implemented with FPGA on-chip memory.
  ☆290Updated 11 years ago
• IamVNIE / Hardware-Security
  Hardware Security Labs
  ☆30Updated 8 years ago
• tchoyt / pynq_dev
  Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development
  ☆12Updated 7 years ago
• TUM-LIS / glip
  Generic Logic Interfacing Project
  ☆47Updated 5 years ago
• benjmarshall / hlsclt
  A Vivado HLS Command Line Helper Tool
  ☆36Updated 3 years ago
• antmicro / litex-vexriscv-tensorflow-lite-demo
  TF Lite demo on LiteX/VexRiscv soft RISC-V SoC on a Digilent Arty board
  ☆68Updated 3 years ago
• devbisme / myhdl-resources
  A collection of awesome MyHDL tutorials, projects and third-party tools.
  ☆93Updated 4 years ago
• fpgaminer / Open-Source-FPGA-Bitcoin-Miner
  A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…
  ☆176Updated 3 years ago