ETH-IDEAS / RFIC-TL
☆11Updated 3 weeks ago
Alternatives and similar repositories for RFIC-TL
Users that are interested in RFIC-TL are comparing it to the libraries listed below
Sorting:
- Open-source version of SLiCAP, implemented in python☆36Updated 5 months ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆86Updated 3 weeks ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆62Updated last month
- ADC Performance Survey 1997-2024 (ISSCC & VLSI Circuit Symposium)☆194Updated 9 months ago
- Learning to do things with the Skywater 130nm process☆78Updated 4 years ago
- Course material for a basic hands-on analog circuit design course with IC emphasis☆113Updated 2 weeks ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆60Updated 3 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆155Updated last month
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆137Updated 2 months ago
- ☆79Updated 4 months ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆534Updated this week
- Open-sourcing the PYNQ & RFSoC workshop materials☆61Updated 4 years ago
- A python3 gm/ID starter kit☆47Updated 8 months ago
- Python library for SerDes modelling☆69Updated 9 months ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆181Updated last year
- How to correctly write a flicker-noise model for RF simulation.☆20Updated 2 years ago
- Custom IC Creator Simulation tools☆17Updated 2 months ago
- Python tools for signal integrity applications☆146Updated last month
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆62Updated last week
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆46Updated 4 years ago
- EM simulation scripts to simulate passive devices on Skywater 130nm open-source process. (Octave interface only for now)☆11Updated last year
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆378Updated this week
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆178Updated this week
- Verilog-A simulation models☆71Updated 4 months ago
- A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep☆91Updated 3 years ago
- This Python tool allows you to draw signal-flow graphs, calculate transfer functions (SymPy code is generated for further use in Jupyter …☆37Updated last year
- Repository for FPGA projects☆51Updated 7 months ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆326Updated this week
- Home of the open-source EDA course.☆38Updated 2 months ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆159Updated 6 months ago