Alternatives and similar repositories for oni

Users that are interested in oni are comparing it to the libraries listed below

• rodrigomelo9 / verifying-foss-hdl-synthesizers
  a project to check the FOSS synthesizers against vendors EDA tools
  ☆12Updated 5 years ago
• nobodywasishere / VHDLproc
  VHDLproc is a VHDL preprocessor
  ☆24Updated 3 years ago
• Eyantra698Sumanto / Spice-to-Verilog-Converter
  Spice to Verilog Converter
  ☆11Updated 2 years ago
• bpadalino / vhdl-format
  VHDL String Formatting Library
  ☆25Updated last year
• hdl / symbolator
  Generate symbols from HDL components/modules
  ☆21Updated 2 years ago
• ydnatag / nmigen-cocotb
  cocotb extension for nMigen
  ☆17Updated 3 years ago
• AsFigo / svck
  ☆14Updated 5 months ago
• VHDL / news
  VHDL related news.
  ☆27Updated this week
• Versepelles / Oxygen-Not-Included-Mods
  Mods for Oxygen Not Included
  ☆15Updated 4 years ago
• VHDL / CoreLib
  A VHDL Core Library.
  ☆18Updated 8 years ago
• m42uko / model-ghdl
  A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.
  ☆11Updated 7 years ago
• suoto / hdl_string_format
  VHDL package to provide C-like string formatting
  ☆15Updated 3 years ago
• romen-h / kanim-explorer
  A tool for viewing and modifying Oxygen Not Included's .kanim file format.
  ☆18Updated 5 months ago
• shalan / Chameleon_SoC
  AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...
  ☆14Updated 7 months ago
• rggen / rggen-vhdl
  VHDL plugin for RgGen
  ☆13Updated 2 weeks ago
• hdl / packages
  Repo to help explain the different options users have for packaging.
  ☆18Updated 3 years ago
• wzab / agwb
  Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems
  ☆12Updated 3 months ago
• mattvenn / efabless_project_tool
  Tool to fetch and parse data about Efabless MPW projects
  ☆15Updated 2 years ago
• chipsalliance / f4pga-bitstream-viewer
  Tool for graphically viewing FPGA bitstream files and their connection to FASM features.
  ☆17Updated 3 years ago
• mattvenn / logLUTs
  Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.
  ☆22Updated 2 years ago
• LarsAsplund / github-facts
  GitHub-based statistics highlighting interesting facts about the HDL industry
  ☆12Updated 2 years ago
• VHDL / Compliance-Tests
  Tests to evaluate the support of VHDL 2008 and VHDL 2019 features
  ☆32Updated 9 months ago
• rohitk-singh / usb-device
  USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface
  ☆12Updated 8 years ago
• growly / bfg
  An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics
  ☆13Updated last month
• hackfin / ghdlex
  GHDL C extensions
  ☆11Updated 5 years ago
• eine / hwd-ide
  ☆20Updated 5 years ago
• abs-tudelft / vhdeps
  VHDL dependency analyzer
  ☆24Updated 5 years ago
• xobs / coriolis
  An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.
  ☆10Updated 7 years ago
• tmeissner / formal_hw_verification
  Trying to verify Verilog/VHDL designs with formal methods and tools
  ☆42Updated last year
• edaa-org / pyEDAA.Reports
  Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.
  ☆14Updated last week