ChrisBeaumont / oniLinks
Balance Calculator for Oxygen Not Included
☆11Updated 4 years ago
Alternatives and similar repositories for oni
Users that are interested in oni are comparing it to the libraries listed below
Sorting:
- Mods for Oxygen Not Included☆15Updated 4 years ago
- ☆14Updated 8 months ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 10 months ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Updated 5 years ago
- Extended and external tests for Verilator testing☆17Updated 2 weeks ago
- vhdl related contents☆11Updated 5 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 6 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆13Updated 8 years ago
- ☆20Updated 4 years ago
- VHDLproc is a VHDL preprocessor☆24Updated 3 years ago
- LibreSilicon's Standard Cell Library Generator☆22Updated 3 months ago
- Analog and power building blocks for sky130 pdk☆22Updated 4 years ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆14Updated last week
- UVM components for DSP tasks (MODulation/DEModulation)☆14Updated 3 years ago
- VHDL plugin for RgGen☆15Updated last month
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Updated 7 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Updated 5 months ago
- A VHDL Core Library.☆18Updated 8 years ago
- VHDL package to provide C-like string formatting☆15Updated 3 years ago
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Updated 5 years ago
- Mods for Oxygen Not Included by Klei☆35Updated 2 months ago
- VHDL related news.☆27Updated last week
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 5 years ago
- VHDL dependency analyzer☆24Updated 5 years ago
- Cross EDA Abstraction and Automation☆41Updated 2 months ago
- 🕒 Static Timing Analysis diagram renderer☆13Updated 2 years ago
- ☆19Updated last year
- Generate symbols from HDL components/modules☆22Updated 3 years ago
- Spice to Verilog Converter☆11Updated 2 years ago