vivanks / OCR-For-Devanagari-With-Image-Processing

Related projects ⓘ

Alternatives and complementary repositories for OCR-For-Devanagari-With-Image-Processing

• tharunchitipolu / Speaker-recognition
  An automatic speaker recognition system built from digital signal processing tools, Vector Quantization and LBG algorithm
  ☆10Updated 3 years ago
• IEEE-NITK / VLSI_design-of-RISC
  IEEE Executive project for the year 2021-2022
  ☆8Updated last year
• Zhikharev / selen
  SoC based on RISC V ISA
  ☆10Updated 2 years ago
• muneeb-mbytes / linux_course
  This course walks you through the Linux OS commands and usage.
  ☆19Updated 2 years ago
• muneeb-mbytes / axi4_avip
  Development of AXI4 Accelerated VIP
  ☆27Updated last year
• UndefeatedSunny / VLSI-Interview-Questions
  Digital Design verilog tricky problems having industry standards
  ☆22Updated 4 years ago
• amiq-consulting / amiq_apb
  SystemVerilog VIP for AMBA APB protocol
  ☆66Updated 3 years ago
• antoinemadec / uvm_code_gen
  Simple template-based UVM code generator
  ☆20Updated last year
• PacoReinaCampo / MPSoC-DV
  Multi-Processor System on Chip verified with UVM/OSVVM/FV
  ☆25Updated last week
• PacoReinaCampo / SoC-DV
  System on Chip verified with UVM/OSVVM/FV
  ☆23Updated last week
• taichi-ishitani / tue
  Useful UVM extensions
  ☆20Updated 4 months ago
• ashok-g-r / 100-Days-of-RTL
  ☆16Updated last year
• openhwgroup / core-v-mcu-uvm
  CORE-V MCU UVM Environment and Test Bench
  ☆17Updated 3 months ago
• avidan-efody / wave_searcher
  Implementation of post-process coverage, and batch waveform search
  ☆15Updated 3 years ago
• kowsyap / Physical-Design-and-Verification-of-DPRAM-using-SV-UVM-and-Semi-Custom-Design
  Memory Level Verification of Dual Port RAM using SystemVerilog and Universal Verification Methodology Environments with assertions,functi…
  ☆21Updated 3 years ago
• Shehab-Naga / ddr5_phy
  DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision
  ☆41Updated 7 months ago
• mbits-mirafra / apb_avip
  ☆14Updated 2 years ago
• mbits-mirafra / UVMCourse
  Structured UVM Course
  ☆34Updated 10 months ago
• kumarswamy12 / ROUTER-1-3
  verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL
  ☆12Updated 5 years ago
• muneeb-mbytes / spi_avip
  SPI protocol Accelerated VIP
  ☆23Updated 2 years ago
• GuiZhaoCodeSource / Func_Verif_MMU_Code_Source
  Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache
  ☆12Updated 9 years ago
• muneebullashariff / best_coding_practices
  Describes the best coding practices and guidelines
  ☆10Updated 10 months ago
• shobro / ACLA
  Software and Hardware models of Approximate Carry-Lookahead Adder with Intelligent Carry Judgement and Correction
  ☆12Updated 2 years ago
• mxg / topaz
  ☆14Updated 3 months ago
• nahidrn / axi_vip_master
  Sample UVM code for axi ram dut
  ☆28Updated 2 years ago
• AsFigo / apb_uvc_verilator
  APB UVC ported to Verilator
  ☆11Updated 11 months ago
• ChinnuReddySeelam / 100DaysRTL_Part1_HDL
  ☆10Updated last year
• muneeb-mbytes / i2c_avip
  I2C Accelerated VIP
  ☆14Updated 2 years ago
• kumarrishav14 / AXI
  VIP for AXI Protocol
  ☆108Updated 2 years ago
• Lampro-Mellon / Chisel-Training
  ☆21Updated 3 years ago