List of Computer Science courses with video lectures.
☆21Nov 21, 2016Updated 9 years ago
Alternatives and similar repositories for Video-Course
Users that are interested in Video-Course are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ApHMM-GPU is the first GPU implementation of the Baum-Welch algorithm for profile Hidden Markov Models (pHMMs). It includes many of the s…☆11Jul 21, 2022Updated 4 years ago
- [NeurIPS'24] Official Implementation for "Are Large-scale Soft Labels Necessary for Large-scale Dataset Distillation?"☆11Nov 13, 2024Updated last year
- Software-based rasterization library☆11Jan 30, 2023Updated 3 years ago
- RISC-V AIA in Chisel☆14Updated this week
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆17Updated this week
- Implementation of both, sequential and 5-stage pipelined x86 64-bit processor in Verilog, designed to handle data dependencies like load-…☆14Jul 11, 2023Updated 3 years ago
- UART cocotb module☆11Jun 30, 2021Updated 5 years ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 3 years ago
- Modular Graphical Simulator for Teaching Microprogramming☆13Dec 16, 2024Updated last year
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆15Aug 26, 2024Updated 2 years ago
- ☆11May 30, 2024Updated 2 years ago
- ☆12Jan 19, 2022Updated 4 years ago
- ☆13Dec 30, 2018Updated 7 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 9 years ago
- ☆14Dec 15, 2022Updated 3 years ago
- Wishbone to ARM AMBA 4 AXI☆17May 25, 2019Updated 7 years ago
- Coffer is a RISC-V trusted execution environment developed in Rust.☆21Mar 3, 2022Updated 4 years ago
- You Only Condense Once: Two Rules for Pruning Condensed Datasets (NeurIPS 2023)☆16Jul 30, 2026Updated 3 months ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆18Sep 29, 2024Updated 2 years ago
- Digital Waveform Viewer☆17Jul 11, 2026Updated 3 months ago
- Perceptron-based branch predictor written in C++☆14Dec 14, 2016Updated 9 years ago
- ☆15Jun 6, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆18Apr 4, 2024Updated 2 years ago
- Super scalar Processor design☆21Sep 7, 2014Updated 12 years ago
- Xv6 ports for RISC-V☆15Nov 25, 2024Updated last year
- System Programming projects on Multiprocessing, Multithreading, FIFO Pipes, Network Sockets, Bash Scripting & building Data Structures☆11Sep 11, 2022Updated 4 years ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Jan 21, 2024Updated 2 years ago
- This simulator models multi core systems with primary focus on the memory hierarchy. It models a trace-based out-of-order core frontend a…☆12Feb 12, 2016Updated 10 years ago
- HWASim is a simulator for heterogeneous systems with CPUs and Hardware Accelerators (HWAs). It is released with the DASH memory scheduler…☆19Jan 11, 2016Updated 10 years ago
- A simple trace-based cache simulator☆17Jan 3, 2025Updated last year
- ☆15Feb 2, 2026Updated 9 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISCV Instruction Simulator with assembler, single-cycle processor, 5-stage pipeline, and cache simulation☆15Nov 10, 2023Updated 2 years ago
- diablo is an Out-Of-Order 64-bit RISC-V processor.☆17Oct 20, 2026Updated 2 weeks ago
- Custom 64-bit pipelined RISC processor☆18Dec 8, 2025Updated 10 months ago
- ☆14Aug 2, 2025Updated last year
- A simplified cache simulator for instructional purposes☆15Dec 30, 2020Updated 5 years ago
- ☆13Nov 9, 2023Updated 2 years ago
- Design and UVM Verification of an ALU☆13Jun 14, 2024Updated 2 years ago