List of Computer Science courses with video lectures.
☆20Nov 21, 2016Updated 9 years ago
Alternatives and similar repositories for Video-Course
Users that are interested in Video-Course are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Wishbone to ARM AMBA 4 AXI☆17May 25, 2019Updated 7 years ago
- Software-based rasterization library☆11Jan 30, 2023Updated 3 years ago
- A game of life🔬 simulator on an infinite♾️ plane☆16Oct 15, 2021Updated 4 years ago
- An Emacs utility to help you keep in touch with people☆11Feb 13, 2025Updated last year
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ⚙️ A WordPress plugin to set WordPress options from a .env file.☆13Nov 7, 2024Updated last year
- UART cocotb module☆11Jun 30, 2021Updated 5 years ago
- ☆11May 30, 2024Updated 2 years ago
- A repo for learning how to parallelize computations in the GPU using Apple's Metal, in Rust.☆10Mar 17, 2023Updated 3 years ago
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆13Aug 26, 2024Updated last year
- A tool that defines words to explore perspective realities of Existence☆13Jun 21, 2026Updated last month
- Perceptron-based branch predictor written in C++☆14Dec 14, 2016Updated 9 years ago
- Plugin for Pelican that computes average read time.☆11Nov 20, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Modular Graphical Simulator for Teaching Microprogramming☆13Dec 16, 2024Updated last year
- Filter builder tool☆18Apr 11, 2022Updated 4 years ago
- You Only Condense Once: Two Rules for Pruning Condensed Datasets (NeurIPS 2023)☆17Nov 18, 2023Updated 2 years ago
- ☆12Dec 30, 2018Updated 7 years ago
- Xv6 ports for RISC-V☆15Nov 25, 2024Updated last year
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Sep 24, 2020Updated 5 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 9 years ago
- ☆14Dec 15, 2022Updated 3 years ago
- A simple trace-based cache simulator☆16Jan 3, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆14Jun 6, 2022Updated 4 years ago
- knowledge system - notetaking, hierarchical tagging, mnemonic medium, exploring latent structure.☆18May 15, 2021Updated 5 years ago
- This simulator models multi core systems with primary focus on the memory hierarchy. It models a trace-based out-of-order core frontend a…☆12Feb 12, 2016Updated 10 years ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆18Sep 29, 2024Updated last year
- A simulation of the Tomasulo algorithm, a hardware algorithm for out-of-order scheduling and execution of computer instructions, written …☆17Apr 22, 2017Updated 9 years ago
- RISCV Instruction Simulator with assembler, single-cycle processor, 5-stage pipeline, and cache simulation☆15Nov 10, 2023Updated 2 years ago
- Custom 64-bit pipelined RISC processor☆18Dec 8, 2025Updated 7 months ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆16Jul 2, 2022Updated 4 years ago
- Super scalar Processor design☆21Sep 7, 2014Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆18Apr 4, 2024Updated 2 years ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆17Apr 12, 2020Updated 6 years ago
- Scratchpad repository for the 100-day FPGA challenge☆14Jul 11, 2019Updated 7 years ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Jan 21, 2024Updated 2 years ago
- ☆15Feb 2, 2026Updated 5 months ago
- HWASim is a simulator for heterogeneous systems with CPUs and Hardware Accelerators (HWAs). It is released with the DASH memory scheduler…☆19Jan 11, 2016Updated 10 years ago
- diablo is an Out-Of-Order 64-bit RISC-V processor.☆17Jun 30, 2026Updated 3 weeks ago