smelt is a library to create, execute and analyze integration tests
☆28Jun 2, 2025Updated last year
Alternatives and similar repositories for smelt
Users that are interested in smelt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Debug waveforms with GDB☆33Nov 12, 2025Updated 11 months ago
- Three-speed scripting language and task automation tool☆17Jun 9, 2023Updated 3 years ago
- Source code for 'wxPython Recipes' by Mike Driscoll☆11Dec 4, 2017Updated 8 years ago
- Patch to add .server extension to folder in Remix☆14Jul 27, 2022Updated 4 years ago
- msx game development library ubox example☆11Apr 26, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- ☆11Oct 20, 2022Updated 4 years ago
- Unofficial specification for GtkWave's FST digital waveform file format.☆11Jan 23, 2026Updated 9 months ago
- Rust support for the open-source NEORV32 RISC-V microcontroller.☆14Feb 19, 2026Updated 8 months ago
- 🚀 A command line bulk file renaming tool that works in concert with your favorite text editors☆13Mar 19, 2025Updated last year
- A CLI for working with Meilisearch☆12Aug 1, 2024Updated 2 years ago
- [DEPRICATED] Project won't be continued.☆10Jul 31, 2023Updated 3 years ago
- Helper scripts, cross-compilation-files, makefile shims, and other helpful tools for working with Meson☆42Feb 20, 2025Updated last year
- Family of Gradle plugins that provide support for hardware design and verification languages☆10Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆36Sep 30, 2020Updated 6 years ago
- django + postgres + rls☆13Jul 1, 2021Updated 5 years ago
- A tool for modeling FSMs by VHDL or Verilog☆15Oct 28, 2026Updated last week
- Verilog netlist parser/database (derived from http://nldb.sourceforge.net)☆13Dec 12, 2014Updated 11 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- Enc2MusicXML is a Qt tool that converts Encore files to MusicXML.☆14Jul 29, 2026Updated 3 months ago
- RISC-V instruction decoder written in Rust.☆17Dec 31, 2025Updated 10 months ago
- A simple tool for managing sets of environment variables☆19Dec 25, 2025Updated 10 months ago
- SystemVerilog package for reading, manipulating, and writing JSON-formatted data☆12Feb 19, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Automatically exported from code.google.com/p/eqntott☆15Sep 23, 2015Updated 11 years ago
- Ride the Wellen! 🌊☆17Aug 27, 2026Updated 2 months ago
- A picorv32 RISC-V processor with some very simple memory and peripherals. For Terasic DE-0 Nano☆13Apr 15, 2019Updated 7 years ago
- An Open Source driver for the IntelliKeys AT Keyboard☆13Oct 29, 2019Updated 7 years ago
- A commitment tracker desktop app that tracks the progress of your tasks with mouse, keyboard and audio hooks.☆11Apr 10, 2024Updated 2 years ago
- ☆40Jun 13, 2015Updated 11 years ago
- my terminal emulator, use it if you like☆20Oct 27, 2026Updated last week
- ☆14Oct 30, 2024Updated 2 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Circuit Python module for sending and receiving infrared signals☆11Jan 20, 2018Updated 8 years ago
- Tydi: an open specification for complex data structures over hardware streams☆16Mar 14, 2023Updated 3 years ago
- Program Lattice MachXO2/3 with CircuitPython☆12Sep 13, 2019Updated 7 years ago
- ☆15Oct 14, 2021Updated 5 years ago
- Passive USB 1.1 packet sniffer using the RP2040 PIO coprocessor☆15Apr 1, 2026Updated 7 months ago
- a small simple slow serial FPGA core☆16Mar 11, 2021Updated 5 years ago
- Convert setup.cfg, etc. to pyproject.toml files☆14Mar 30, 2026Updated 7 months ago