ranizouaoui / PPT-Presentation-controlled-by-hand-gesture

Related projects ⓘ

Alternatives and complementary repositories for PPT-Presentation-controlled-by-hand-gesture

• DeepthiSudharsan / Rainfall-Pattern-Prediction-using-ML
  Environmental Studies (P/F course) - End Semester Project
  ☆9Updated 3 years ago
• Kasyfil97 / Fraud-Transaction-Detection-by-Balancing-Distribution
  Imagine standing at the check-out counter at the grocery store with a long line behind you and the cashier not-so-quietly announces that …
  ☆18Updated 2 years ago
• akash10295 / VLSI-Design-FrontEnd-plus-BackEnd
  ☆11Updated 6 years ago
• Akashtailor-exe / 30-days-of-verilog
  30 Days of Verilog: Dive into digital circuits with a month of Verilog coding challenges. From logic gates to FSMs, sharpen your skills a…
  ☆29Updated last year
• Arjun-Narula / Traffic-Light-Controller-using-Verilog
  the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.
  ☆39Updated 4 years ago
• rajdeep66 / edaBundle_whyRD
  opensource EDA tool flor VLSI design
  ☆29Updated last year
• harshithsn / Universal-Shift-Register
  This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…
  ☆10Updated 2 years ago
• IEEE-NITK / VLSI_design-of-RISC
  IEEE Executive project for the year 2021-2022
  ☆8Updated last year
• sarthak268 / Embedded_Logic_and_Design
  This repository contains all labs done as a part of the Embedded Logic and Design course.
  ☆23Updated 6 years ago
• sudhamshu091 / Single-Cycle-Risc-Pipelined-Processor-Verilog
  Single Cycle MIPS Pipelined Processor using Verilog
  ☆13Updated 3 years ago
• merldsu / RISCV_Single_Cycle_Core
  This repository contains the design files of RISC-V Single Cycle Core
  ☆28Updated 10 months ago
• TheLeopardsH / RISC-V-5-stage-pipelined-in-verilog
  RISC-V-5 stage pipelined in verilog
  ☆11Updated 4 years ago
• Prajwal-ECE / RTL-Coding
  ☆9Updated last year
• MMujtabaRoohani / RISC-V-Processor
  A verilog based 5-stage pipelined RISC-V Processor code.
  ☆12Updated 4 years ago
• mikeroyal / Verilog-SystemVerilog-Guide
  Verilog/SystemVerilog Guide
  ☆54Updated 10 months ago
• Code-Unnati / Advance-Course
  ☆16Updated 3 months ago
• arunkpv / vsd-hdp
  ☆9Updated 4 months ago
• semiDESIgner / 50daysRTLcode
  ☆16Updated last year
• ekb0412 / 100DaysofRTL
  "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado
  ☆52Updated last year
• arm-university / VLSI-Fundamentals-Education-Kit
  Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …
  ☆205Updated 3 months ago
• vishnumadhu365 / oneapi-devsummit-sea-2023
  This repository hosts the contents of the AI handson workshop, oneAPI Devsummit South East Asia 2023
  ☆11Updated last year
• Alessandro-Silvestri / Personal-Studies
  ☆12Updated last year
• vinayrayapati / iiitb_rv32i
  ☆13Updated 2 years ago
• OrsuVenkataKrishnaiah1235 / RTL-Coding
  "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"
  ☆14Updated last year
• KOTHAVANI / 100-Days-of-RTL-code
  ☆40Updated last year
• Ummidichandrika / 100-Days-of-RTL
  ☆99Updated 10 months ago
• lorentsinani / 16bitCPU-Verilog
  16 bit CPU created in Vivado with Verilog
  ☆17Updated 2 years ago
• ashok-g-r / 100-Days-of-RTL
  ☆16Updated last year
• ShashankSirohiya / 100DaysOfRtl
  I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.
  ☆21Updated last year