preciousplum / custom_users_as_assignees

Related projects ⓘ

Alternatives and complementary repositories for custom_users_as_assignees

• ArasLabs / Alternate-Method-Editor
  Contains a separate Form for the Method ItemType that uses the Monaco Editor and enables that Form by default.
  ☆10Updated 3 years ago
• zivid / zivid-halcon-samples
  HALCON code samples for Zivid
  ☆13Updated last month
• higuoxing / node-ngspice
  A frontend for NgSpice. (Archived and no longer maintained)
  ☆23Updated 5 years ago
• guyanqiu / STDF-Reader
  STDF is Standard Test Data Format for ATE(Automatic Test Equipment). A library for Read and Write STDF V4 File.
  ☆32Updated 4 years ago
• showjim / STDFReader
  create to support AP team to analyse STDF datalog.
  ☆26Updated 2 weeks ago
• Joncash / HanboAOMClassLibrary
  Hanbo AOM Class Library
  ☆15Updated 10 years ago
• rtigithub / HalconWpfNet
  Simple Halcon Wpf example in C#. Uses HSmartWindowControlWPF for image display.
  ☆13Updated 7 years ago
• GemBoxLtd / GemBox.Email.Examples
  GemBox.Email is a .NET component that enables you to read, write, and convert email files (MSG, EML, and MHTML), or send and receive emai…
  ☆24Updated last week
• Semi-ATE / STIL
  Standard Tester Interface Library [IEEE1450]
  ☆20Updated last year
• Nic30 / hdlConvertorAst
  Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator
  ☆31Updated 2 weeks ago
• marklio / LinqToStdf
  A library for parsing/processing Standard Test Datalog Format (STDF) files, typically used in semiconductor testing.
  ☆29Updated last year
• cmlab / NetFPGA-1G-CML
  Information about the NetFPGA 1G-CML card
  ☆14Updated 10 years ago
• chiphackers / ModelNetlist
  This repository contains a simple model for representing netlist (electronics) in python
  ☆9Updated last month
• txzing / modbus_crc_verilog
  FPGA纯逻辑实现modbus通信
  ☆14Updated 2 years ago
• s1s0 / toped
  Cross platform, open source IC layout editor
  ☆15Updated 2 weeks ago
• mjlyons / vSPI
  Verilog implementation of an SPI slave interface. Intially targetted for Atlys devkit (Xilinx Spartan-6) controlled by TotalPhase Cheetah…
  ☆41Updated 12 years ago
• GemBoxLtd / GemBox.Presentation.Examples
  GemBox.Presentation is a .NET component that enables you to read, write, convert, and print presentation files (PPTX, PPT, and PPSX) from…
  ☆25Updated last week
• olivier-le-sage / camera-filters
  Colorspace conversion, gamma correction, and more -- all integrated within a MIPI-to-HDMI pipeline in FPGA.
  ☆30Updated 4 years ago
• bunnie / netlist-checker
  EDIF netlist checker tool
  ☆24Updated 2 years ago
• warclab / zycap
  Zynq PR Management
  ☆11Updated 8 years ago
• GemBoxLtd / GemBox.Pdf.Examples
  GemBox.Pdf is a .NET component that enables you to read, write, edit, and print PDF files from .NET applications in a simple and efficien…
  ☆25Updated last week
• noisyass2 / SublimeCadenceSkill
  Cadence Skilll support for Sublime Text
  ☆19Updated 7 years ago
• inneralien / Tizzy
  Graphviz dot to Verilog Finite State Machine (FSM) generator written in Python
  ☆15Updated 3 years ago
• terasic / linux-socfpga
  Linux development repository for socfpga
  ☆11Updated this week
• SokolovRV / ModbusRTU
  Modbus block on FPGA
  ☆11Updated 4 years ago
• edaa-org / IPXACT-Schema
  This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.
  ☆13Updated last year
• wixtoolset / wix4-archive
  This repository will be deleted, it is not where WiX v4 is developed
  ☆357Updated 5 years ago
• corundum / ethernet-switch
  Ethernet switch implementation written in Verilog
  ☆40Updated last year
• Semi-ATE / Semi-ATE
  Semiconductor Automatic Test Equipment
  ☆41Updated 2 weeks ago
• xver / Shunt
  SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)
  ☆38Updated 4 months ago