kyal102 / chipgateView on GitHub
Deterministic structural sanity checker for Verilog RTL — undriven outputs, multi-driven signals, latch-inference risks, blocking/nonblocking misuse. Pure Python stdlib.
21Jul 8, 2026Updated 3 weeks ago

Alternatives and similar repositories for chipgate

Users that are interested in chipgate are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

Sorting:

Are these results useful?