intel / SDM-Processor-Topology-Enumeration
☆57Updated last month
Alternatives and similar repositories for SDM-Processor-Topology-Enumeration
Users that are interested in SDM-Processor-Topology-Enumeration are comparing it to the libraries listed below
Sorting:
- ☆46Updated 3 weeks ago
- A bare metal AArch64 hello-world program, that is run in a KVM AArch64 VM.☆28Updated last year
- Header-only C library for reading/writing 64-bit Arm registers, automatically generated by parsing the AArch64 System Register XML.☆30Updated 4 years ago
- Mirror of git.qemu.org/seabios.git☆65Updated 3 months ago
- Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]☆62Updated 9 months ago
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆98Updated 2 years ago
- Tutorial: Writing a "bare metal" ARM64 (AARCH64) Hypervisor for Raspberry Pi 4.☆16Updated 3 years ago
- Arm C Language Extensions (ACLE)☆105Updated 2 weeks ago
- open64 compiler☆85Updated last year
- A MIPS port of xv6☆72Updated 9 years ago
- The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…☆47Updated last week
- Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor☆16Updated 10 months ago
- Fork of LLVM for demonstrating optimization pass development☆31Updated 2 years ago
- llvm with tablegen backend for capstone disassembler☆48Updated last week
- 🌄 RISC-V Ecosystem Landscape: a living document that developers, investors, vendors, researchers and others can use as a resource on the…☆14Updated this week
- RISC-V Security Model☆30Updated last week
- Sled System Emulator☆28Updated 2 weeks ago
- EFI Byte Code Virtual Machine in userspace☆78Updated 2 years ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆87Updated last week
- ☆23Updated 3 months ago
- Documentation of the RISC-V C API☆76Updated last week
- A utility for decoding aarch64 ESR register values.☆87Updated 2 weeks ago
- Kernel-Mode-Linux☆24Updated 2 years ago
- High-speed lossless data compression of 16 to 512 bytes--get better average compression than QuickLZ for 512-byte blocks. td512 maintains…☆25Updated 3 years ago
- Documentation and status of UEFI on RISC-V☆58Updated 3 years ago
- Intel Management Engine JTAG Proof of Concept - 2022 Instructions☆33Updated 2 years ago
- Architecture mapping proofs written in Agda for the paper "Lasagne: A Static Binary Translator for Weak Memory Model Architectures"☆13Updated 3 years ago
- A collection of (public) notes on assorted topics☆76Updated 2 months ago
- A simple Aarch64 hypervisor for Raspberry Pi☆35Updated 4 years ago
- A library for PCIe Transaction Layer☆57Updated 3 years ago