intel / SDM-Processor-Topology-EnumerationLinks
☆60Updated last month
Alternatives and similar repositories for SDM-Processor-Topology-Enumeration
Users that are interested in SDM-Processor-Topology-Enumeration are comparing it to the libraries listed below
Sorting:
- A simple Aarch64 hypervisor for Raspberry Pi☆35Updated 4 years ago
- Arm C Language Extensions (ACLE)☆107Updated last month
- Mirror of git.qemu.org/seabios.git☆66Updated 4 months ago
- perf: Linux profiling with performance counters☆45Updated 5 months ago
- ☆67Updated 3 years ago
- A bare metal AArch64 hello-world program, that is run in a KVM AArch64 VM.☆28Updated last year
- ☆46Updated last month
- The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…☆49Updated 3 weeks ago
- Develop EFI applications for ARM-64, ARM-32, x86_64, IA-64 (IPF), IA-32 (x86), and MIPS platforms using the GNU toolchain and the EFI dev…☆88Updated 3 weeks ago
- Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]☆61Updated 9 months ago
- Sources for the AARCH64 experiments for posts on https://krinkinmu.github.io/☆30Updated 2 years ago
- Access Arm64 CPU system registers☆89Updated 2 weeks ago
- llvm with tablegen backend for capstone disassembler☆48Updated last week
- Multi-Architecture UEFI Environment Driver☆56Updated 2 months ago
- Tutorial: Writing a "bare metal" ARM64 (AARCH64) Hypervisor for Raspberry Pi 4.☆16Updated 3 years ago
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆100Updated 2 years ago
- A utility for decoding aarch64 ESR register values.☆88Updated last week
- notes about glibc, ld-so and more.☆40Updated 4 years ago
- 64bit bare metal hypervisor built from scratch with Intel VT-x☆93Updated 4 years ago
- Documentation and status of UEFI on RISC-V☆58Updated 3 years ago
- Documentation of the RISC-V C API☆76Updated 3 weeks ago
- ☆48Updated 7 months ago
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆52Updated last week
- Header-only C library for reading/writing 64-bit Arm registers, automatically generated by parsing the AArch64 System Register XML.☆30Updated 4 years ago
- RISC-V Security Model☆30Updated 3 weeks ago
- kmod - Linux kernel module handling☆69Updated this week
- Architecture mapping proofs written in Agda for the paper "Lasagne: A Static Binary Translator for Weak Memory Model Architectures"☆13Updated 3 years ago
- A runtime code generator for RISC-V☆48Updated 2 months ago
- ☆31Updated last year
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆87Updated 3 weeks ago