intel / SDM-Processor-Topology-Enumeration
☆52Updated 2 months ago
Alternatives and similar repositories for SDM-Processor-Topology-Enumeration:
Users that are interested in SDM-Processor-Topology-Enumeration are comparing it to the libraries listed below
- Fork of LLVM for demonstrating optimization pass development☆31Updated 2 years ago
- Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]☆59Updated 7 months ago
- ☆42Updated last month
- Some experiments with SMT solvers and GIMPLE IR☆73Updated 2 weeks ago
- Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor☆15Updated 8 months ago
- Disarm — Fast AArch64 Decode/Encoder☆39Updated 3 months ago
- A bare metal AArch64 hello-world program, that is run in a KVM AArch64 VM.☆26Updated last year
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆86Updated last month
- ☆48Updated 4 months ago
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆98Updated 2 years ago
- llvm with tablegen backend for capstone disassembler☆46Updated last month
- Fork of LLVM adding CHERI support☆51Updated this week
- Source Code for 'Modern Arm Assembly Language Programming' by Daniel Kusswurm☆89Updated 3 years ago
- LLVM Dialects Library☆22Updated 2 weeks ago
- QEMU with support for CHERI☆58Updated 2 weeks ago
- RISC-V Security Model☆30Updated last week
- A collection of (public) notes on assorted topics☆75Updated 2 weeks ago
- A utility library to bridge llvm and mlir gaps.☆13Updated 2 months ago
- Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores☆13Updated 2 weeks ago
- Source code & scripts for experimental characterization and real-system demonstration of RowPress, a widespread read disturbance phenomen…☆32Updated last year
- Documentation of the RISC-V C API☆76Updated last month
- A collection of C/C++ programs and Python scripts to be used in conjunction with Intel Software Development Emulator (Intel SDE, availabl…☆38Updated 3 months ago
- Decompiler of LLVM bitcode to C☆86Updated last year
- Proof-of-concept for the GhostWrite CPU bug.☆106Updated 7 months ago
- Header-only C library for reading/writing 64-bit Arm registers, automatically generated by parsing the AArch64 System Register XML.☆30Updated 3 years ago
- Easily build and run CHERI related projects☆74Updated this week
- Medusa Repository: Transynther tool and Medusa Attack☆21Updated 4 years ago
- Tutorial: Writing a "bare metal" ARM64 (AARCH64) Hypervisor for Raspberry Pi 4.☆15Updated 2 years ago
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆46Updated this week
- ☆22Updated last month