capstone-engine / llvm-capstoneLinks
llvm with tablegen backend for capstone disassembler
☆49Updated 3 months ago
Alternatives and similar repositories for llvm-capstone
Users that are interested in llvm-capstone are comparing it to the libraries listed below
Sorting:
- Aarch64 architecture plugin☆85Updated last year
- How to use LLVM passes☆36Updated 3 years ago
- Binary Translator to LLVM IR☆48Updated 8 years ago
- Decode machine code into VEX IR and translate into LLVM IR☆28Updated 6 years ago
- Modern C++, range-based Mach-O parser designed for embedded use. Uses stack allocations only.☆33Updated 3 years ago
- Hardware-Assisted Process Tracer for Fuzzing on ARM64 Linux☆26Updated 3 years ago
- Using LLVM method to optimize Qemu's binary translation mechanism. Currently only supports x86_64 program execution on aarch64. Performan…☆39Updated 4 years ago
- BinRec: Dynamic Binary Lifting and Recompilation☆145Updated 2 years ago
- ARMv7 architecture plugin☆40Updated last year
- Ghidra P-Code emulation and static LLVM lifting in Python☆37Updated 3 years ago
- Header-only C library for reading/writing 64-bit Arm registers, automatically generated by parsing the AArch64 System Register XML.☆32Updated 4 years ago
- Decompiler of LLVM bitcode to C☆88Updated 2 weeks ago
- ☆37Updated last week
- Ghidra Processor Module to disassemble and decompile the x86 Intel Atom microcode☆86Updated 2 years ago
- A GUI frontend for LLDB.☆27Updated 4 years ago
- Collection of various llvm passes☆128Updated 10 years ago
- A binary to LLVM translator☆149Updated 7 years ago
- Library for Capstone instruction to LLVM IR translation☆47Updated 8 years ago
- SMT Modeling for Ghidra's PCODE☆32Updated 2 weeks ago
- Binja Arm64 Disassembler☆96Updated last month
- transpile llil to c++ for execution and testing☆46Updated last year
- A library for dynamic binary rewriting☆58Updated 4 years ago
- QuarkslaB Dynamic Linker library☆89Updated last year
- A library to translate native code for multiple architectures into Tiny Code Generator (TCG) based intermediate representation (IR), base…☆48Updated 5 years ago
- A symbolic execution engine for LLVM IR☆51Updated 3 years ago
- A (SLEIGH) disassembler that supports multiple architectures☆88Updated 3 years ago
- Disarm — Fast AArch64 Decode/Encoder☆43Updated last year
- Intel Management Engine JTAG Proof of Concept - 2022 Instructions☆32Updated 3 years ago
- Dynamic binary translator for x86 binaries☆38Updated 2 years ago
- Tutorial to write qemu plugins☆34Updated 8 years ago