Implementations of the Simon and Speck Block Ciphers
☆102Jul 21, 2018Updated 7 years ago
Alternatives and similar repositories for Simon_Speck_Ciphers
Users that are interested in Simon_Speck_Ciphers are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Reference code for the Simeck family of block ciphers☆15Jun 21, 2015Updated 11 years ago
- Cryptanalysis code for the SIMON and SPECK families of block ciphers☆20Feb 5, 2016Updated 10 years ago
- Implementations of some lightweight block ciphers in C☆19Mar 25, 2018Updated 8 years ago
- Fast implementations of the SIMON and SPECK lightweight block ciphers for the SUPERCOP benchmark toolkit. #nsacyber☆50Jun 13, 2018Updated 8 years ago
- A lecture on quantum computing and symmetric-key cryptography at Chinese Academy of Sciences☆16Nov 19, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Speck Block Cipher Implementation☆16Nov 20, 2015Updated 10 years ago
- Source code developed in the BLOC project☆20Apr 19, 2019Updated 7 years ago
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Jul 22, 2020Updated 5 years ago
- The SIMON and SPECK families of lightweight block ciphers. #nsacyber☆169Nov 12, 2019Updated 6 years ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 9 years ago
- ☆12Jul 18, 2022Updated 3 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated 9 months ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- Tool to find XOR differential and rotational-XOR characteristics of ARX primitives.☆32May 7, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Standalone implemention of authenticated encryption algorithms☆12Jan 28, 2022Updated 4 years ago
- ☆10Apr 18, 2017Updated 9 years ago
- Supplementary code and data to "Improving Attacks on Round-Reduced Speck32/64 Using Deep Learning"☆79Sep 7, 2019Updated 6 years ago
- Applying MILP Method to Searching Integral Distinguishers Based on Division Property for 6 Lightweight Block Ciphers☆25Dec 13, 2016Updated 9 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated 4 months ago
- VHDL related news.☆27Updated this week
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- VHDL plugin for RgGen☆15Jul 1, 2026Updated last week
- TLUT tool flow for parameterised configurations for FPGAs☆17Aug 5, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆11May 21, 2020Updated 6 years ago
- A high-throughput VHDL and SystemVerilog implementation of AES-128 including scripts for a full front-end design process.☆43Nov 17, 2014Updated 11 years ago
- This is an implementation of the Elliptic-Curve Diffie-Hellman Cryptographic Algorithm.☆15Nov 29, 2021Updated 4 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 4 months ago
- Some demo for template side channel attacks☆13Dec 18, 2020Updated 5 years ago
- Code for FSE 2020 - Improving the MILP-based Security Evaluation Algorithm against Differential-Linear Cryptanalysis Using A Divide-and-C…☆16Dec 16, 2019Updated 6 years ago
- A hardware model checker for hyperproperties☆18Jun 14, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog VPI VGA Simulator using SDL☆11Feb 9, 2015Updated 11 years ago
- OSVVM UART Verification Components. Uart Transmitter with error injection for parity, stop, and break errors. UART Receiver verificati…☆15Jun 6, 2026Updated last month
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- ☆12May 29, 2020Updated 6 years ago
- Educational DES encryption implementations☆22Jan 15, 2020Updated 6 years ago
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆17Dec 24, 2020Updated 5 years ago
- OSVVM project simulation scripts. Scripts are tedious. These scripts simplify the steps to compile your project for simulation☆14Jun 18, 2026Updated 3 weeks ago