inmcm / Simon_Speck_CiphersView external linksLinks
Implementations of the Simon and Speck Block Ciphers
☆102Jul 21, 2018Updated 7 years ago
Alternatives and similar repositories for Simon_Speck_Ciphers
Users that are interested in Simon_Speck_Ciphers are comparing it to the libraries listed below
Sorting:
- Cryptanalysis code for the SIMON and SPECK families of block ciphers☆20Feb 5, 2016Updated 10 years ago
- Reference code for the Simeck family of block ciphers☆15Jun 21, 2015Updated 10 years ago
- Speck Block Cipher Implementation☆15Nov 20, 2015Updated 10 years ago
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Jul 22, 2020Updated 5 years ago
- Fast implementations of the SIMON and SPECK lightweight block ciphers for the SUPERCOP benchmark toolkit. #nsacyber☆50Jun 13, 2018Updated 7 years ago
- Source code developed in the BLOC project☆20Apr 19, 2019Updated 6 years ago
- A lecture on quantum computing and symmetric-key cryptography at Chinese Academy of Sciences☆15Nov 19, 2020Updated 5 years ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 8 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- Applying MILP Method to Searching Integral Distinguishers Based on Division Property for 6 Lightweight Block Ciphers☆24Dec 13, 2016Updated 9 years ago
- The SIMON and SPECK families of lightweight block ciphers. #nsacyber☆168Nov 12, 2019Updated 6 years ago
- ☆12May 29, 2020Updated 5 years ago
- vhdl related contents☆11Apr 27, 2020Updated 5 years ago
- Verilog VPI VGA Simulator using SDL☆11Feb 9, 2015Updated 11 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Nov 16, 2023Updated 2 years ago
- ☆10Apr 18, 2017Updated 8 years ago
- SIMON and SPECK, the two lightweight block ciphers designed by the researchers from NSA☆24Jul 12, 2013Updated 12 years ago
- VHDL related news.☆27Updated this week
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- OSVVM UART Verification Components. Uart Transmitter with error injection for parity, stop, and break errors. UART Receiver verificati…☆13Jan 7, 2026Updated last month
- Windows Installation Diff Tool☆10Jun 24, 2016Updated 9 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 5 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- Tools to optimize small functions, such as S-boxes, for several criteria using SAT solvers☆27Jul 13, 2017Updated 8 years ago
- ☆12Jul 18, 2022Updated 3 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Jan 22, 2026Updated 3 weeks ago
- Xilinx Bitstream Format Library. Easily read .bit files from C programs.☆14Nov 16, 2015Updated 10 years ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- Simple alarm clock program; also a demonstration of andlabs/ui.☆53Jul 4, 2014Updated 11 years ago
- read HN from the command line☆15Sep 2, 2015Updated 10 years ago
- OSVVM project simulation scripts. Scripts are tedious. These scripts simplify the steps to compile your project for simulation☆14Updated this week
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆16Dec 24, 2020Updated 5 years ago
- Tool to find XOR differential and rotational-XOR characteristics of ARX primitives.☆33May 7, 2023Updated 2 years ago
- Code for FSE 2020 - Improving the MILP-based Security Evaluation Algorithm against Differential-Linear Cryptanalysis Using A Divide-and-C…☆16Dec 16, 2019Updated 6 years ago
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- masked, bit-sliced AES-128 demo code☆14Jan 10, 2025Updated last year
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- VHDL plugin for RgGen☆15Jan 7, 2026Updated last month
- A high-throughput VHDL and SystemVerilog implementation of AES-128 including scripts for a full front-end design process.☆42Nov 17, 2014Updated 11 years ago