主干网络替换为了改进的ResNet50
☆24Nov 4, 2023Updated 2 years ago
Alternatives and similar repositories for YOLOV1-pytorch
Users that are interested in YOLOV1-pytorch are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Accepted by Neurl Networks☆12May 11, 2026Updated 4 months ago
- Official implementation of EDAA (TIP 2023)☆13Aug 4, 2023Updated 3 years ago
- 第二届广州·琶洲算法大赛-智能交通CV模型赛题第4名方案☆12Aug 9, 2023Updated 3 years ago
- Code for https://arxiv.org/abs/2305.19643☆19Mar 14, 2024Updated 2 years ago
- an experiment for yolo-v1, including training and testing.☆679Apr 19, 2019Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆20Aug 8, 2024Updated 2 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- ☆12May 17, 2019Updated 7 years ago
- ☆13Aug 22, 2018Updated 8 years ago
- Dynamic Early Exit for Image Captioning☆17Oct 25, 2022Updated 3 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 5 years ago
- Open Source Cell Library for Predictive CNFET Technology☆17Mar 12, 2026Updated 6 months ago
- Stochastic Downsampling for Cost-Adjustable Inference and Improved Regularization in Convolutional Networks☆18Nov 5, 2019Updated 6 years ago
- ☆11Sep 3, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An HBM FPGA based SpMV Accelerator☆19Aug 29, 2024Updated 2 years ago
- This repository contains source code for CNN layers of ALexNet using Xilinx HLS Vivado.☆10Jun 25, 2022Updated 4 years ago
- MusAV: a dataset of relative arousal-valence annotations for validation of audio models☆17Dec 16, 2022Updated 3 years ago
- [IEEE JBHI 2021] The convolutional neural networks training with Channel-Selectivity for human activity recognition based on sensors☆15Jul 1, 2021Updated 5 years ago
- Retrain DeepSort with ShuffleNet.☆27Apr 28, 2021Updated 5 years ago
- Codes and Datasets for our SIGIR 2021 Paper: "Understanding the Role of Affect Dimensions in Detecting Emotions from Tweets: A Multi-task…☆12Apr 21, 2021Updated 5 years ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆18Aug 31, 2020Updated 6 years ago
- The official code implementation of "LaCon: Late-Constraint Diffusion for Steerable Guided Image Synthesis".☆37Dec 11, 2025Updated 9 months ago
- achieve DeepTraffic(MIT 6.S094: Deep Learning for Self-Driving Cars) by Tensorflow and pygame☆21May 1, 2018Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆16Apr 10, 2023Updated 3 years ago
- 2020 xilinx summer school☆20Aug 13, 2020Updated 6 years ago
- ☆23Oct 26, 2022Updated 3 years ago
- ☆19Nov 11, 2023Updated 2 years ago
- re-implementation of yolo v2 detection using torchvision vgg16 bn model. (CVPR2017)☆14Aug 15, 2022Updated 4 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Aug 16, 2022Updated 4 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆24Jul 29, 2022Updated 4 years ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆21Updated this week
- ☆31May 27, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆18Sep 25, 2025Updated last year
- A new version of YOLOv1☆213Dec 12, 2022Updated 3 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆23Jul 26, 2024Updated 2 years ago
- A CNN-based hardware digit/image recognition module designed on PyTorch and then implemented with Verilog on FPGA☆22Oct 17, 2022Updated 3 years ago
- ☆16Aug 6, 2022Updated 4 years ago
- ☆18Aug 17, 2026Updated last month
- The MATLAB Tensor Core: a set of models of tensor cores written in MATLAB☆28Sep 15, 2026Updated 3 weeks ago