PyHGL / pyhgl

Related projects ⓘ

Alternatives and complementary repositories for pyhgl

• Xilinx / chipscopy
  ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…
  ☆47Updated 5 months ago
• tudortimi / ipxact
  IP-XACT XML binding library
  ☆14Updated 8 years ago
• vsdip / rvmyth_avsddac_interface
  ☆14Updated 2 years ago
• aolofsson / IDEA
  ☆29Updated 4 years ago
• tclarke / sky130radio
  components and examples for creating radio ICs using the open skywater 130nm PDK
  ☆17Updated 3 years ago
• StanfordVLSI / dragonphy2
  Open Source PHY v2
  ☆25Updated 6 months ago
• scale-lab / PVTsensors
  Designs for Process-Voltage-Temperature (PVT) Sensors with MCU
  ☆21Updated 4 years ago
• verilator / verilator_ext_tests
  Extended and external tests for Verilator testing
  ☆15Updated this week
• USCPOSH / AMS_KGD
  A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.
  ☆36Updated 3 years ago
• antmicro / cocotb-verilator-build
  ☆26Updated last year
• magical-eda / MAGICAL-CIRCUITS
  Circuit release of the MAGICAL project
  ☆29Updated 4 years ago
• woset-workshop / woset-workshop.github.io
  Workshop on Open-Source EDA Technology (WOSET)
  ☆45Updated this week
• mabrains / sky130_ubuntu_setup
  Ubuntu scripts that are used for setting up your machine for Sky130 designs.
  ☆17Updated 3 years ago
• thesourcerer8 / StdCellLib
  LibreSilicon's Standard Cell Library Generator
  ☆17Updated 6 months ago
• aolofsson / POSH
  ☆39Updated 4 years ago
• SystemRDL / PeakRDL-ipxact
  Import and export IP-XACT XML register models
  ☆33Updated 3 weeks ago
• DDD-FIT-CTU / CMOS-SPICE-Model-Collections
  MOSIS MPW Test Data and SPICE Models Collections
  ☆26Updated 4 years ago
• PyHDI / ipgen
  IP-core package generator for AXI4/Avalon
  ☆21Updated 5 years ago
• nanamake / vcd2json
  Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.
  ☆34Updated 3 months ago
• StanfordVLSI / DaVE
  tools regarding on analog modeling, validation, and generation
  ☆21Updated last year
• vmunoz82 / sudoku-challenge
  Solving Sudokus using open source formal verification tools
  ☆15Updated 2 years ago
• hdl / pyHDLParser
  Simple Python parser for extracting HDL (VHDL or Verilog) documentation
  ☆18Updated 8 months ago
• Nic30 / pyDigitalWaveTools
  Python library for operations with VCD and other digital wave files
  ☆47Updated 5 months ago
• RIOSLaboratory / OpenRPDK28
  Open source process design kit for 28nm open process
  ☆43Updated 6 months ago
• GordonMcGregor / vcd_parser
  A VCD parser object
  ☆39Updated 11 years ago
• Nic30 / hdlConvertorAst
  Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator
  ☆31Updated 2 weeks ago
• yrrapt / caravel_amsat_txrx_ic
  ☆29Updated 3 years ago
• funningboy / pyvpi_example
  use pivpi to drive testbench event
  ☆20Updated 8 years ago
• efard / DSPHDL
  ☆40Updated 8 months ago
• XedaHQ / xeda
  Cross EDA Abstraction and Automation
  ☆35Updated 2 weeks ago