hello-sea / SHM_StructuralHealthMonitoringView external linksLinks
【大学生创新创业项目】结构健康监测SHM：预应力锚索无损检测分析(技术：DSP、FFT、STFT、Delphi)
☆13Mar 26, 2019Updated 6 years ago
Alternatives and similar repositories for SHM_StructuralHealthMonitoring
Users that are interested in SHM_StructuralHealthMonitoring are comparing it to the libraries listed below
Sorting:
- ☆11May 31, 2016Updated 9 years ago
- RPMP-Restful Plugin Midware for Pascal 是基于 mORmot 和 Qplugins 框架二次开发的中间件插件框架，这是一个快速开发的业务框架。主要为中间件开发提供一种解决方案。它的特点就是 简单，通讯和业务完全分离，多业务共存，单业务多…☆39Jan 20, 2019Updated 7 years ago
- Sciter component for Delphi☆37Sep 11, 2023Updated 2 years ago
- Tutorials and examples of advanced sampling methods for solving Bayesian Model Updating Problems☆42Feb 5, 2024Updated 2 years ago
- The project is based on MSP432.☆11Mar 30, 2022Updated 3 years ago
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 6 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- 一款记录任务时间的时间管理应用☆15Dec 29, 2025Updated last month
- Bilinear Pairings Components Library for Delphi☆12Dec 19, 2018Updated 7 years ago
- ☆11Dec 30, 2020Updated 5 years ago
- 一个开源的基于stm32的磁悬浮项目☆15Nov 21, 2023Updated 2 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆13Dec 29, 2016Updated 9 years ago
- ☆10Aug 15, 2019Updated 6 years ago
- Crack Detection for Concrete Structure with OpenCV, using SVM to predict crack growth direction☆12May 31, 2023Updated 2 years ago
- GUI to handle job queues in Abaqus☆14Nov 15, 2018Updated 7 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- wifi☆12Jun 13, 2017Updated 8 years ago
- Python scripts to automate the boring stuff in everyday use of Simulia Abaqus #Structural-Engineering☆13Feb 19, 2020Updated 5 years ago
- Sample code for quick printing from android FMX app using generic bluetooth printer☆13Dec 21, 2018Updated 7 years ago
- Electro - easy commutation schematic editor written in Python + Qt (PyQt)☆14Mar 10, 2020Updated 5 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- FE model updating in Python☆11Jul 16, 2021Updated 4 years ago
- ☆13Sep 18, 2020Updated 5 years ago
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆10Oct 3, 2017Updated 8 years ago
- 200W 铝基板加热台控制器，具备PID控制，PWM输出，卡尔曼滤波☆11Oct 30, 2022Updated 3 years ago
- Hypothesis testing (Parametric/Non-Parametric)☆11Oct 8, 2019Updated 6 years ago
- Port of R.NET to Embarcadero Delphi☆10Nov 6, 2019Updated 6 years ago
- 苍穹之资产查询（App功能解耦合）☆11Apr 12, 2022Updated 3 years ago
- Familiarization with Higher Order Statistics (Spectra) and ARMA (Autoregressive Moving Average) models. Time Frequency Analysis technique…☆10Aug 13, 2021Updated 4 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Clock Domain Crossing Design（use MCP formulation without feedback）基于MCP不带反馈的跨时钟域设计☆12Jan 3, 2020Updated 6 years ago
- 使用verilog编写sdram控制器☆12Jun 22, 2019Updated 6 years ago
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆16Mar 3, 2018Updated 7 years ago
- ☆12Nov 11, 2015Updated 10 years ago
- ☆10Mar 21, 2018Updated 7 years ago
- Mouse click automation in Delphi☆12Aug 28, 2018Updated 7 years ago
- Automatically exported from code.google.com/p/delphi☆12Feb 25, 2022Updated 3 years ago
- 第四届全国大学生嵌入式比赛SoC☆11Apr 1, 2022Updated 3 years ago