Matlab/Simulink interface. Easily create Simulink models from a Matlab script.
☆23Jul 13, 2020Updated 5 years ago
Alternatives and similar repositories for Matsim
Users that are interested in Matsim are comparing it to the libraries listed below
Sorting:
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Support for modular development with Simulink models☆15Jan 18, 2022Updated 4 years ago
- The digital machine-readable version of Automotive SPICE Process Reference Model☆23Mar 30, 2021Updated 4 years ago
- VHDL Modules☆24Mar 16, 2015Updated 10 years ago
- Python script to convert subtitles to titles/timeline for Premiere Pro☆24Aug 23, 2015Updated 10 years ago
- Hardware Assisted IEEE 1588 IP Core☆30Jul 17, 2014Updated 11 years ago
- TCL scripts for FPGA (Xilinx)☆35Jul 5, 2022Updated 3 years ago
- ☆10Jul 20, 2023Updated 2 years ago
- Ylide Client SDK for communication in dApps☆10Aug 24, 2023Updated 2 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- Sentry library for arduino.☆10Dec 1, 2024Updated last year
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Mar 6, 2018Updated 8 years ago
- ☆46Feb 26, 2026Updated last week
- Optimized MDNet for fast object tracking☆10Apr 10, 2019Updated 6 years ago
- Theming tools for Cloudscape Design System☆11Updated this week
- Convert Xilinx FPGA bitstream from the .bit format (as generated by Vivado) into the .bin format (as expected by Linux fpga_manager)☆14Sep 5, 2023Updated 2 years ago
- ☆10Oct 18, 2024Updated last year
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆16Sep 21, 2025Updated 5 months ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- ☆14Jan 22, 2026Updated last month
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- C Code Integration in MATLAB and Simulink to Control an External Interface.☆12Aug 18, 2025Updated 6 months ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- Time management library for embedded devices☆12Apr 21, 2019Updated 6 years ago
- mechatronics firmware☆13Apr 14, 2025Updated 10 months ago
- Precision Time Protocol (IEEE 1588 v2) for PIC32MX MCUs (DP83640 PHY)☆11Jun 28, 2019Updated 6 years ago
- VHDL sources for a BT.656 to axi4-stream converter☆12Mar 20, 2023Updated 2 years ago
- A python plugin integrated into Carla Simulator for emulate cyber-attack over the CAN-Bus (https://carla.org/)☆15Apr 26, 2021Updated 4 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Generate the results for the publication on OpenSim Moco.☆14Jun 8, 2024Updated last year
- Easy way to convert dict to struct☆15Feb 6, 2022Updated 4 years ago
- Example Projects for the Microsemi SmartFusion 2☆11Dec 10, 2017Updated 8 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- ☆11Aug 2, 2023Updated 2 years ago