emu-russia / breaksLinks
Nintendo Entertainment System (NES) / Famicom / Famiclones chip reversing
☆187Updated 3 months ago
Alternatives and similar repositories for breaks
Users that are interested in breaks are comparing it to the libraries listed below
Sorting:
- Traces, schematics, and general infos about custom chips reverse-engineered from silicon☆194Updated last week
- APP:USB MegaDrive DevKit v2☆116Updated 7 years ago
- SNES FPGA Emulator☆92Updated 6 years ago
- Schematics for the NES☆72Updated 5 years ago
- Cycle accurate Mega Drive emulator☆166Updated 8 months ago
- An FPGA based GDROM emulator for the Sega Dreamcast☆160Updated 2 years ago
- A collection of development tools targetting SEGA's SVP chip found in the Mega Drive/Genesis version of Virtua Racing.☆87Updated 3 years ago
- ☆27Updated 9 months ago
- Tutorials from the mist project converted to MiSTer☆85Updated 7 months ago
- Reverse engineering of the SNES CPU from dies shots☆38Updated 9 months ago
- ☆11Updated 3 years ago
- The reverse-engineered AY-3-8910 chip. Transistor-level schematics, verilog model and a testbench with tools, that can render register du…☆101Updated 5 years ago
- ☆189Updated 2 weeks ago
- FM sound source written in Verilog, fully compatible with YM2612, YM3438 (JT12), YM2203 (JT03) and YM2610 (JT10)☆126Updated last month
- A highly clock-accurate FPGA clone of the NES 2A03(7) APU (pAPU), created on the basis of reverse engineering.☆23Updated this week
- Sega Genesis for MiSTer☆129Updated 2 years ago
- Reverse-engineering of SEGA chips☆55Updated last week
- Template with latest framework for MiSTer☆86Updated last week
- Attempt to verilog Implementation of Playstation 1 (PSX) chips.☆108Updated 4 years ago
- A highly clock-accurate FPGA clone of the NMOs processor 6502, created on the basis of reverse engineering.☆17Updated 4 months ago
- Mega Drive/Genesis core written in Verilog☆310Updated 11 months ago
- Project to use a Raspberry Pi as a NES graphics accelerator☆118Updated 6 years ago
- NES/Famicom/Dendy emulator at the gate level (WIP)☆52Updated 3 months ago
- A highly clock-accurate FPGA clone of the NES 2C02(7) PPU, created on the basis of reverse engineering.☆28Updated last week
- A curated collection of technical documentation for Arcades, Handhelds, Consoles, Computers and MCU’s.☆168Updated 4 years ago
- Verilog module compatible with Yamaha OPL chips☆57Updated 9 months ago
- DMG-CPU Reverse Engineering☆41Updated 4 months ago
- Gameboy for MiSTer☆117Updated 3 months ago
- Sega Master System emulator written in Verilog☆46Updated last year
- Sega Master System for MiSTer☆47Updated 2 months ago