byt3n33dl3 / CrackMapKeros

Related projects ⓘ

Alternatives and complementary repositories for CrackMapKeros

• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,183Updated 6 months ago
• steveicarus / iverilog
  Icarus Verilog
  ☆2,853Updated this week
• enjoy-digital / litex
  Build your hardware, easily!
  ☆2,995Updated this week
• openhwgroup / cva6
  The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
  ☆2,279Updated this week
• cocotb / cocotb
  cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
  ☆1,804Updated this week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,372Updated this week
• nvdla / hw
  RTL, Cmodel, and testbench for NVDLA
  ☆1,740Updated 2 years ago
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,017Updated 2 months ago
• alexforencich / verilog-uart
  Verilog UART
  ☆419Updated last year
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆544Updated 3 months ago
• Obijuan / open-fpga-verilog-tutorial
  Learn how to design digital systems and synthesize them into an FPGA using only opensource tools
  ☆770Updated 4 years ago
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,139Updated 4 months ago
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆217Updated 5 months ago
• sin-x / FPGA
  数字IC相关资料
  ☆966Updated 3 years ago
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,525Updated this week
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆2,545Updated this week
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆483Updated 2 years ago
• lowRISC / opentitan
  OpenTitan: Open source silicon root of trust
  ☆2,573Updated this week
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆740Updated 3 months ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,131Updated 6 months ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆549Updated 6 years ago
• gillianGan / ahb_sram_master
  ☆18Updated 4 years ago
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,506Updated this week
• VerticalResearchGroup / miaow
  An open source GPU based off of the AMD Southern Islands ISA.
  ☆1,062Updated 7 years ago
• corundum / corundum
  Open source FPGA-based NIC and platform for in-network compute
  ☆1,704Updated 4 months ago
• CY0807 / BRAM_DDR3_HDMI
  在FPGA中将图像数据输入到DDR3中，再输送到HDMI接口上进行显示。
  ☆20Updated last year
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,307Updated 3 weeks ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,202Updated this week
• dtysky / FPGA-Imaging-Library
  An open source library for image processing on FPGA.
  ☆559Updated 9 years ago
• xiaop1 / Verilog-Practice
  HDLBits website practices & solutions
  ☆687Updated 10 months ago
• alexforencich / verilog-ethernet
  Verilog Ethernet components for FPGA implementation
  ☆2,295Updated 3 months ago