brooklynb7 / MeetingStone_Happy

Related projects ⓘ

Alternatives and complementary repositories for MeetingStone_Happy

• unihd-cag / skillbridge
  A seamless python to Cadence Virtuoso Skill interface
  ☆183Updated 6 months ago
• lukeli17 / Allegro_Skill_ziliao
  Cadence Skill资料收集
  ☆18Updated 2 years ago
• BinaryHackerLab / SynopsysMonoSlayer
  Synopsys License patcher
  ☆27Updated 2 months ago
• xbwpc / EDA_FeatureColle
  A collection of license features from a varity of EDA vendors
  ☆46Updated last year
• flymin / Hackintosh-Thinkpad-X1-Extreme
  [Hackintosh] Configuration for Lenovo Thinkpad X1 Extreme.
  ☆11Updated 3 years ago
• ericsonj / verilog-format
  Verilog formatter
  ☆180Updated 10 months ago
• snntorch / Spiking-Neural-Networks-Tutorials
  Interactive Tutorials on Training Spiking Neural Network With Backprop
  ☆29Updated 3 years ago
• The-OpenROAD-Project / OpenSTA
  OpenSTA engine
  ☆412Updated 2 weeks ago
• ebecheto / Skill
  my cadence/virtuoso/icfb skill functions develloped over the years
  ☆116Updated last week
• Nitcloud / Digital-IDE
  在vscode上的数字设计开发插件
  ☆326Updated last year
• noisyass2 / SublimeCadenceSkill
  Cadence Skilll support for Sublime Text
  ☆19Updated 7 years ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆371Updated 2 months ago
• bytedance / ic_flow_platform
  IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …
  ☆162Updated this week
• QwQuQ / NTU_ET
  NTU Electronics课程学习笔记
  ☆26Updated last week
• gupta409 / Floorplanner
  Implementation of a Simulated Annealing based Floorplanner Tool for Chip Design Automation
  ☆8Updated 5 years ago
• FPGA-Research-Manchester / FABulous
  Fabric generator and CAD tools
  ☆148Updated last week
• jasonshih / STDF_Reader
  Read a raw STDF file and iterate between records, easily.
  ☆18Updated 4 years ago
• ucb-art / BAG_framework
  ☆143Updated last year
• thomasrussellmurphy / istyle-verilog-formatter
  Open source implementation of a Verilog formatter
  ☆176Updated 2 years ago
• adki / gen_amba_2021
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆171Updated last year
• mflowgen / mflowgen
  mflowgen -- A Modular ASIC/FPGA Flow Generator
  ☆233Updated last month
• IObundle / iob-cache
  Verilog Configurable Cache
  ☆167Updated 2 months ago
• embedeep / FREE-TPU-V3plus-for-FPGA
  FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference
  ☆109Updated last year
• AUCOHL / DFFRAM
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆133Updated 5 months ago
• yan-david-1 / Tricks-about-analog-RF-IC-design
  ☆48Updated 4 months ago
• muhammadaldacher / Analog-Design-of-Dynamic-Comparator
  This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…
  ☆10Updated last year
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆127Updated 3 weeks ago
• bmurmann / ADC-survey
  ADC Performance Survey 1997-2024 (ISSCC & VLSI Circuit Symposium)
  ☆166Updated 3 months ago
• AUCOHL / Fault
  A complete open-source design-for-testing (DFT) Solution
  ☆136Updated 2 weeks ago