bert / pcbLinks
clone from geda-project
☆18Updated 2 weeks ago
Alternatives and similar repositories for pcb
Users that are interested in pcb are comparing it to the libraries listed below
Sorting:
- Graphical user interface for circuit simulation on GNU/Linux using ngspice☆17Updated 8 years ago
- Main Repo for the OpenHW Group Software Task Group☆17Updated 3 months ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- gEDA for Windows plus gSpiceUI☆15Updated 6 years ago
- ☆11Updated 2 weeks ago
- RISC-V strace port☆13Updated 8 years ago
- Syntax highlighting for various PCB (Printed Circuit Board) formats.☆20Updated 3 years ago
- A utility to dump GPU's property☆6Updated 10 years ago
- zGlue Chiplet Info Exchange Format (ZEF)☆10Updated 3 years ago
- Made a CPU in Logisim when I was 14 (2009), and wrote a naive assembler and compiler for it in Flash. The CPU's design is inspired by Don…☆12Updated 8 years ago
- ☆13Updated 9 months ago
- Analog Hardware Hands on Design Labs and Modelling using SPICE Tools (NI Multisim, LTSpice)☆25Updated 6 years ago
- BabbleSim base/common components. Any BabbleSim user will want some of these.☆16Updated last week
- tokenizer and parser for circle projects☆11Updated 5 years ago
- my version of a balancing robot☆10Updated 4 years ago
- an IDE that uses myHDL, yosys, and arachne-pnr to target the ICEStick☆12Updated 9 years ago
- RISC-V port of LLVM Linker☆24Updated 6 years ago
- Synthesiser for Asynchronous Verilog Language☆20Updated 10 years ago
- Granular Rigid Body Simulation Framework: efficient research tools to simulate non-smooth granular rigid body dynamics.☆10Updated 4 months ago
- Everything to do with the XuLA FPGA board: schematics, layout, firmware, example FPGA designs, documentation, etc.☆37Updated 11 years ago
- A Python program that displays MST in Rectilinear and Euclidean Space as well as SMT in Rectilinear and Euclidean space. Final project fo…☆11Updated 10 years ago
- GUI for SymbiYosys☆15Updated last year
- ZyncMV is an open source machine/computer vision platform using the Xilinx Zync FPGA+ ARM Cortex A9 SoC☆19Updated 8 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15Updated 7 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- Here is a bunch of util IPs☆9Updated 6 years ago
- The development tree for OpenOCD for the Synopsys DesignWare ARC processor family☆14Updated last year
- Video Effects on VGA☆14Updated 6 years ago
- DyRACT Open Source Repository☆16Updated 9 years ago
- A version of the Lisp programming language for MSP430-based LaunchPad boards☆10Updated 6 years ago