arprat07-web / DESIGN-BASIC-LOGIC-GATES-USING-VERILOG-View on GitHub
Objective-To design and simulate basic logic gates (AND,OR,NOT,XOR)using Verilog HDL and verify their functionality by simulating using ModelSim. AND Gate:output is 1 when all inputs are 1. OR Gate- Output is 1 when atleast one input is 1 . NOT Gate-Inverts the input. XOR Gate : Output is 1 when inputs are different
16Jun 19, 2026Updated 3 weeks ago

Alternatives and similar repositories for DESIGN-BASIC-LOGIC-GATES-USING-VERILOG-

Users that are interested in DESIGN-BASIC-LOGIC-GATES-USING-VERILOG- are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

Sorting:

Are these results useful?