ankurgajurel / noc-nepal-api

Related projects ⓘ

Alternatives and complementary repositories for noc-nepal-api

• google / chiplets-cost-model
  ☆22Updated 2 years ago
• google / profiling-data-processing-model-isca23-ae
  ☆10Updated last year
• ThinkOpenly / sail-riscv
  Sail RISC-V model
  ☆12Updated last month
• google / skywater-pdk-actions
  GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk
  ☆12Updated 3 years ago
• fossi-foundation / fossi-foundation.github.io
  FOSSi Foundation Website
  ☆17Updated last month
• google / skywater-pdk-libs-sky130_fd_bd_sram
  SRAM build space for SKY130 provided by SkyWater.
  ☆21Updated 3 years ago
• Saanlima / RISC5Verilog_psram
  ☆15Updated 3 years ago
• zxmarcos / riscado-v
  RISCV implementation in Verilog (RV32I spec)
  ☆17Updated 3 years ago
• google / globalfoundries-pdk-ip-gf180mcu_fd_ip_sram
  SRAM macros created for the GF180MCU provided by GlobalFoundries.
  ☆15Updated last year
• WenqiJiang / SC-ANN-FPGA
  ☆14Updated 8 months ago
• google / globalfoundries-pdk-libs-gf180mcu_fd_bd_sram
  SRAM build space for the GF180MCU provided by GlobalFoundries.
  ☆10Updated 2 years ago
• drom / rv
  RISC-V Online Help
  ☆33Updated 9 months ago
• riscv-software-src / riscv-isac
  ☆32Updated this week
• atthecodeface / cdl_hardware
  CDL Hardware implementations; BBC microcomputer, RISC-V (numerous), frame buffers, JTAG, etc
  ☆16Updated 4 years ago
• google / skywater-pdk-libs-sky130_fd_io
  IO and periphery cells for SKY130 provided by SkyWater.
  ☆9Updated 11 months ago
• TinyTapeout / tinytapeout-08
  Tiny Tapeout 8
  ☆12Updated last month
• klessydra / T03x
  A multi-threaded microprocessor interleaving as minimum three threads, which is pin-to-pin compatible with pulpino riscy cores
  ☆13Updated 2 months ago
• pulp-platform / apb_timer
  APB Timer Unit
  ☆11Updated 11 months ago
• riscv-non-isa / server-soc
  The repo holds the draft non-ISA Server SoC specification being developed by the Server SoC specification TG and to release intermediate …
  ☆20Updated 3 weeks ago
• andrsmllr / magic_vlsi_examples
  Some simple examples for the Magic VLSI physical chip layout tool.
  ☆27Updated 3 years ago
• firesim / icenet
  Network components (NIC, Switch) for FireBox
  ☆17Updated 2 weeks ago
• pulp-platform / tech_cells_generic
  Technology dependent cells instantiated in the design for generic process (simulation, FPGA)
  ☆32Updated 2 weeks ago
• freeCodeCamp / CodeAlly-CodeRoad-freeCodeCamp
  ☆10Updated 9 months ago
• google / skywater-pdk-libs-sky130_fd_pr
  Primitives for SKY130 provided by SkyWater.
  ☆23Updated 8 months ago
• google / globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu9t5v0
  9 track standard cells for GF180MCU provided by GlobalFoundries.
  ☆16Updated last year
• ucb-bar / cva6-wrapper
  Wrapper for ETH Ariane Core
  ☆19Updated 2 months ago
• klessydra / T02x
  A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores
  ☆23Updated 2 months ago
• openhwgroup / cv32e41p
  4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions
  ☆26Updated last year
• google / skywater-pdk-libs-sky130_fd_pr_reram
  SKY130 ReRAM and examples (SkyWater Provided)
  ☆36Updated 2 years ago
• hughperkins / cpu-tutorial
  Tutorial on building your own CPU, in Verilog
  ☆32Updated 2 years ago