XiangfanLi / llvm-qemuLinks
Using LLVM method to optimize Qemu's binary translation mechanism. Currently only supports x86_64 program execution on aarch64. Performance has been significantly improved. Integer Index under nbench test increased from 0.5438 to 3.1150.
☆38Updated 3 years ago
Alternatives and similar repositories for llvm-qemu
Users that are interested in llvm-qemu are comparing it to the libraries listed below
Sorting:
- PARTS / LLVM compiler☆32Updated 5 years ago
- The Captive Hypervisor☆42Updated 2 years ago
- Binary Translator to LLVM IR☆49Updated 7 years ago
- An assembler to intermediate language translator based on Qemu☆32Updated 8 years ago
- Hardware-Assisted Process Tracer for Fuzzing on ARM64 Linux☆25Updated 2 years ago
- llvm with tablegen backend for capstone disassembler☆48Updated this week
- Trace Log Generation (CLI) on a target device or emulator : Generating context information of every instruction from a specific point (in…☆22Updated 8 years ago
- University of Queensland Binary Translation framework☆26Updated 6 years ago
- A LLVM Pass with runtime dataflow sanitization☆32Updated 6 years ago
- Library for Capstone instruction to LLVM IR translation☆45Updated 7 years ago
- Tutorial to write qemu plugins☆33Updated 7 years ago
- A binary to LLVM translator☆147Updated 6 years ago
- An example LLVM pass which can run automatically in clang.☆38Updated 9 years ago
- Control-Flow Integrity implementation for the Linux Kernel 3.19☆20Updated 5 years ago
- How to use LLVM passes☆32Updated 3 years ago
- A tool to sample a QEMU-KVM's memory access pattern at page level based on Intel VT-x☆21Updated 6 years ago
- Automatic Compartments for Embedded Systems☆24Updated 5 years ago
- ARM CCA support for QEMU. Check wiki for instructions. https://github.com/Huawei/Huawei_CCA_RMM/wiki☆24Updated 2 years ago
- BinRec: Dynamic Binary Lifting and Recompilation☆137Updated last year
- GPUReplay, ASPLOS 2022☆36Updated 3 years ago
- A library to translate native code for multiple architectures into Tiny Code Generator (TCG) based intermediate representation (IR), base…☆47Updated 5 years ago
- IDA AArch64 processor extender extension: Adding support for ARMv8.5 memory tagging extension opcodes☆26Updated 4 years ago
- Header-only C library for reading/writing 64-bit Arm registers, automatically generated by parsing the AArch64 System Register XML.☆30Updated 4 years ago
- A IDA plugin to show ARM MSRs nicely☆83Updated 2 years ago
- The published code repo for the Cortex-M SoK paper.☆19Updated 2 months ago
- Decode machine code into VEX IR and translate into LLVM IR☆28Updated 6 years ago
- A GUI frontend for LLDB.☆27Updated 3 years ago
- An LLVM bitcode parsing example☆55Updated 5 years ago
- KLEESpectre is a symbolic execution engine with speculation semantic and cache modelling☆34Updated 5 years ago
- Basic Block Trace: DynamoRIO client☆27Updated 3 years ago