SKKU-ESLAB / IoTJS-Plus-TizenRTLinks
IoT.js of ANT based on Tizen RT
☆14Updated 5 years ago
Alternatives and similar repositories for IoTJS-Plus-TizenRT
Users that are interested in IoTJS-Plus-TizenRT are comparing it to the libraries listed below
Sorting:
- Enhanced version of IoT.js for ANT Framework - Platform for Internet of Things with JavaScript☆15Updated 5 years ago
- Virtual Connection: Framework for P2P Communication Abstraction☆23Updated 5 years ago
- CNN functions for dense matrices resident in flash storage☆23Updated 6 years ago
- an enduring dialogue with Node.js, written in the language of finished works.☆29Updated this week
- arm compute library implementation of efficient low precision neural network☆25Updated 5 years ago
- ANT framework's model database that provides DNN models for the various range of IoT devices☆17Updated this week
- PLL Simulator in SystemC-AMS☆10Updated 2 years ago
- Chisel3 implementation of IEEE-754 compliant floating point data type (logic & representation)☆11Updated 6 years ago
- Python script for controlling the debug-jtag port of riscv cores☆15Updated 4 years ago
- SystemC Design of a Master/Slave I2C Bus☆18Updated 10 years ago
- ZPU Evo(lution), an enhanced ZPU microprocessor design in VHDL to embed within an FPGA including SoC functionality. Project currently use…☆15Updated 3 years ago
- FPGArduino binary☆13Updated 6 years ago
- Precision Time Protocol (IEEE 1588 v2) for PIC32MX MCUs (DP83640 PHY)☆11Updated 6 years ago
- Bare-metal programming for the SMT32 Microcontrollers using the HAL library. Drivers for DMA,ADC,UART,TIMERS, GPIO,SPI,I2C,RTC,SysTick☆15Updated 2 years ago
- Audio signal processing library offering FFT, IFFT and Biquad Filter operation for BeagleBoard-X15 integrated C66x DSPs☆27Updated 8 years ago
- ANT (AI-based Networked Things) Framework☆27Updated 9 months ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆20Updated last year
- Reference designs and firmware for open-source RISC-V core implementation on MX10 and SpiderSoM☆15Updated 3 years ago
- A faster cmsis nn implementation optimized for ds-cnn architecture.☆10Updated 4 years ago
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆15Updated 3 months ago
- Hardware description (VHDL) and configuration scripts (Python) of a versatile IIR Filter implemented as cascaded SOS/biquads. No vendor-s…☆21Updated 7 years ago
- ☆14Updated 3 years ago
- Parametric GPIO Peripheral☆11Updated 11 months ago
- Python Interface to Siemens EDA (ECAD) tools such as Xpedition Designer☆18Updated 2 months ago
- Machine learning inference library for ARC EM and HS Processors☆32Updated 11 months ago
- ☆30Updated 5 years ago
- Utilities for MyHDL☆19Updated 2 years ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆33Updated this week
- Automatic DNN compression tool with various model compression and neural architecture search techniques☆21Updated 9 months ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆18Updated 5 years ago