SKKU-ESLAB / IoTJS-Plus-TizenRTLinks
IoT.js of ANT based on Tizen RT
☆14Updated 5 years ago
Alternatives and similar repositories for IoTJS-Plus-TizenRT
Users that are interested in IoTJS-Plus-TizenRT are comparing it to the libraries listed below
Sorting:
- CNN functions for dense matrices resident in flash storage☆23Updated 5 years ago
- Enhanced version of IoT.js for ANT Framework - Platform for Internet of Things with JavaScript☆15Updated 4 years ago
- arm compute library implementation of efficient low precision neural network☆25Updated 4 years ago
- Virtual Connection: Framework for P2P Communication Abstraction☆23Updated 4 years ago
- ANT framework's model database that provides DNN models for the various range of IoT devices☆17Updated last week
- Understanding how Language Models Work....☆29Updated last week
- Chisel3 implementation of IEEE-754 compliant floating point data type (logic & representation)☆12Updated 5 years ago
- ANT (AI-based Networked Things) Framework☆27Updated 7 months ago
- Python script for controlling the debug-jtag port of riscv cores☆15Updated 4 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆20Updated last year
- The project is tailored for quick audio start-up with the SHARC Audio Module board. It uses the various reusable component building block…☆14Updated last week
- ZPU Evo(lution), an enhanced ZPU microprocessor design in VHDL to embed within an FPGA including SoC functionality. Project currently use…☆15Updated 3 years ago
- SystemC Design of a Master/Slave I2C Bus☆18Updated 10 years ago
- DSP WishBone Compatible Cores☆14Updated 11 years ago
- PLL Simulator in SystemC-AMS☆10Updated 2 years ago
- Parametric GPIO Peripheral☆11Updated 9 months ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated last week
- Python Interface to Siemens EDA (ECAD) tools such as Xpedition Designer☆17Updated 3 weeks ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Updated 3 years ago
- Hardware description (VHDL) and configuration scripts (Python) of a versatile IIR Filter implemented as cascaded SOS/biquads. No vendor-s…☆21Updated 7 years ago
- Automatic DNN compression tool with various model compression and neural architecture search techniques☆21Updated 7 months ago
- WISHBONE Builder☆15Updated 9 years ago
- Verilog Examples and WebFPGA Standard Library☆11Updated 5 years ago
- FPGA Development toolset☆20Updated 8 years ago
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆15Updated last month
- ☆19Updated 5 years ago
- Fusesoc compatible rtl cores☆15Updated 2 years ago
- FPGArduino binary☆13Updated 6 years ago
- Audio Signal Processing SoC☆19Updated 7 years ago
- ☆18Updated 5 years ago