QuantaEx / QWalletLinks
Blockchain Wallet for Coin & ERC20 Tokens
☆12Updated 6 years ago
Alternatives and similar repositories for QWallet
Users that are interested in QWallet are comparing it to the libraries listed below
Sorting:
- Convert hand-drawn electrical circuit diagrams to netlists. CircuitSense can be thought of as the equivalent of handwriting recognition f…☆16Updated 7 years ago
- Source code and datasets for Circuit Design Completion using GNNs paper☆10Updated 2 years ago
- ☆15Updated 2 years ago
- RTL-to-Vector-to-GDS☆18Updated this week
- ☆11Updated 11 months ago
- ☆12Updated last year
- Simulate ngSpice netlist on Web☆16Updated 8 years ago
- The source code that empowers OpenROAD Cloud☆12Updated 5 years ago
- Utility to convert a KiCad netlist into a PCBNEW .kicad_pcb file.☆14Updated last year
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Updated 5 years ago
- ☆18Updated 11 months ago
- A c project for EDIF format parse.☆13Updated 9 years ago
- LLM Agent for Hardware Description Language☆19Updated 4 months ago
- This is an SVG, javascript based project for creating electronic schematic and PCB online.☆13Updated 4 years ago
- Verilog Plugin for Intellij IDEA☆10Updated 4 years ago
- EDIF netlist checker tool☆26Updated 2 years ago
- AWS Shell for FireSim☆13Updated 10 months ago
- Open Source Circuit Board Design Software that runs on the browser and desktop☆64Updated last year
- Generate SVG schematics and block diagrams without a mouse.☆30Updated 3 months ago
- Use python for designing circuits (experimental) (deprecated in favor of https://electron-lang.org)☆61Updated 2 years ago
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆22Updated 3 months ago
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆14Updated 3 years ago
- mojito☆12Updated 7 years ago
- Robotic Application Processor☆23Updated 3 years ago
- pyVhdl2sch is a python based VHDL to (pdf) schematic converter☆33Updated 5 years ago
- A frontend for NgSpice. (Archived and no longer maintained)☆25Updated 6 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15Updated 7 years ago
- RL_PCB is a novel learning-based method for optimising the placement of circuit components on a Printed Circuit Board (PCB).☆45Updated last year
- Loam system models☆16Updated 5 years ago
- ☆12Updated last year