Alternatives and similar repositories for hos-mips:

Users that are interested in hos-mips are comparing it to the libraries listed below

• MrShawCode / riscv-pke
  RISC-V Proxy Kernel for Education
  ☆29Updated last year
• z4yx / NaiveMIPS-HDL
  Naïve MIPS32 SoC implementation
  ☆113Updated 4 years ago
• xyongcn / LoongsonCsprj2017
  Computer System Project for Loongson FPGA Board in 2017
  ☆52Updated 6 years ago
• trivialmips / TrivialMIPS
  MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support
  ☆105Updated 5 years ago
• Summer-Summer / ComputerArchitectureLab
  This repository is used to release the experimental assignments of Computer Architecture Course from USTC
  ☆36Updated 5 years ago
• RickyTino / MangoMIPS32
  A softcore microprocessor of MIPS32 architecture.
  ☆39Updated 7 months ago
• likmin / ics2019
  南京大学nemu，基于riscv32架构，目前进度PA3
  ☆20Updated 4 years ago
• nscscc2019ucas / nscscc2019ucas
  ☆33Updated 5 years ago
• zxc479773533 / HUST-OS-Course-Design
  HUST Operating System Course Design 2018 Summer. -- File System and System Monitor. [Get 100/100]
  ☆24Updated 5 years ago
• oscourse-tsinghua / LoongsonCsprj2017-manual
  基于龙芯FPGA开发板的计算机综合系统实验
  ☆25Updated 6 years ago
• sabertazimi / hust-lab
  Labs for Computer Science: C, Assembly, Data Structure, CSAPP, HSI, MATLAB, Digital Logic, Verilog, Compilers, Operating Systems
  ☆30Updated 2 months ago
• jiangxincode / CacheSim
  A simulator of Cache
  ☆73Updated 5 months ago
• SocialistDalao / UltraMIPS_NSCSCC
  UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.
  ☆122Updated 7 months ago
• Silverster98 / bit_nscscc_suggestion
  为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助
  ☆118Updated 4 years ago
• loongson-education / nscscc-wiki
  NSCSCC 信息整合
  ☆229Updated 3 years ago
• miaochenlu / learn_prefetcher
  hardware & software prefetcher
  ☆23Updated last year
• NJU-ProjectN / navy-apps
  ☆12Updated 4 months ago
• Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020
  a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
  ☆46Updated last year
• name1e5s / Sirius
  Asymmetric dual issue in-order microprocessor.
  ☆34Updated 5 years ago
• NSCSCC-2020-Fudan / FDU1.1-NSCSCC
  复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品
  ☆41Updated 4 years ago
• skyzh / RISCV-Simulator
  💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…
  ☆199Updated 4 years ago
• zxc479773533 / HUST-CS-Report-Template
  华中科技大学计算机科学(shiyan)与技术(baogao)学院通用高分模板
  ☆114Updated 5 years ago
• z4yx / supervisor-mips32
  计算机组成原理课程32位监控程序
  ☆48Updated 4 years ago
• zencove-thu / zencove-zoom
  Highly configurable out-of-order MIPS32 processor, capable of booting Linux.
  ☆38Updated last year
• hustrlee / HUST-Verilog-Course
  华中科技大学计算机学院 Verilog 语言课程
  ☆50Updated 3 years ago
• basicthinker / Sexain-MemController
  A simulator of a memory controller designed for hybrid DRAM+NVM.
  ☆18Updated 9 years ago
• pranith / usimm
  USIMM: the Utah SImulated Memory Module
  ☆22Updated 10 years ago
• thu-cs-lab / supervisor-rv
  计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位
  ☆114Updated 5 months ago
• NOP-Processor / NOP-Core
  High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)
  ☆74Updated last year
• onchipuis / mriscv_vivado
  A 32-bit Microcontroller for NEXYS4-DDR fpga based on mriscv.
  ☆13Updated 7 years ago