Support for modular development with Simulink models
☆15Jan 18, 2022Updated 4 years ago
Alternatives and similar repositories for Simulink-Module
Users that are interested in Simulink-Module are comparing it to the libraries listed below
Sorting:
- Matlab command-line functions for supporting Simulink model comparison☆15Apr 3, 2022Updated 3 years ago
- MATLAB utility functions for the McSCert Simulink tool suite☆16Jul 28, 2022Updated 3 years ago
- A simulink based data import and replay tool, for automotive embedded control☆29May 8, 2024Updated last year
- Matlab/Simulink interface. Easily create Simulink models from a Matlab script.☆23Jul 13, 2020Updated 5 years ago
- Sentry library for arduino.☆10Dec 1, 2024Updated last year
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- Dynamic obstacle avoidance using MPC☆10Jun 23, 2021Updated 4 years ago
- NREL FASTv8, with MATLAB GUI and Simulink integration☆36Aug 19, 2024Updated last year
- ☆14Jan 22, 2026Updated last month
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- C Code Integration in MATLAB and Simulink to Control an External Interface.☆12Aug 18, 2025Updated 6 months ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- Example of a Docker running a cron☆12Aug 3, 2016Updated 9 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- VHDL sources for a BT.656 to axi4-stream converter☆12Mar 20, 2023Updated 2 years ago
- Design of High-Level Synthesis of Xilinx FFT IP core via FFT library☆13Jul 17, 2023Updated 2 years ago
- Learn CMake and C/C++☆11Sep 12, 2023Updated 2 years ago
- COntrol scheme for large and FLEXible wind turbines☆11Nov 26, 2024Updated last year
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆15Nov 18, 2025Updated 3 months ago
- Python substitute and transposition ciphers including Vigenère Cipher, Rail Fence Cipher, Caesar Cipher☆10Jul 16, 2021Updated 4 years ago
- Convert Xilinx FPGA bitstream from the .bit format (as generated by Vivado) into the .bin format (as expected by Linux fpga_manager)☆13Sep 5, 2023Updated 2 years ago
- mechatronics firmware☆13Apr 14, 2025Updated 10 months ago
- Time management library for embedded devices☆12Apr 21, 2019Updated 6 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 7 years ago
- Code repository for my articles on blogs.embarcadero.com and pythongui.org.☆13Feb 6, 2025Updated last year
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- ☆10Oct 18, 2024Updated last year
- Upload of several code examples to be used with the audio-appkits (e.g. audio-loopback through aurix, usage of class-D amplifier, usage o…☆10Nov 17, 2023Updated 2 years ago
- A collection of lftp bash scripts☆11Nov 10, 2015Updated 10 years ago
- Module Template for umm: Unity Module Manager☆11Apr 8, 2019Updated 6 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- 📟 Logging utilities for spaCy☆12Nov 3, 2023Updated 2 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆13Apr 1, 2020Updated 5 years ago
- 汽车理论余志生第六版编程题(持续更新)☆12Jul 29, 2020Updated 5 years ago