☆67Nov 21, 2024Updated last year
Alternatives and similar repositories for learning-lm-rs
Users that are interested in learning-lm-rs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆45Jan 8, 2025Updated last year
- ☆81Jan 25, 2025Updated last year
- 训练营讲义☆21Jan 21, 2025Updated last year
- Let's Learn AI SYStem☆53Aug 17, 2026Updated last month
- rcore-os Developer Blog☆52Jun 30, 2026Updated 2 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Template for Makefile based SysY compiler projects.☆11Jun 16, 2022Updated 4 years ago
- InfiniTensor is a high-performance inference engine tailored for GPUs and AI accelerators. Its design focuses on effective deployment and…☆471Updated this week
- 笔记☆54Jul 3, 2026Updated 2 months ago
- 算子库（Rust）☆15Jul 24, 2025Updated last year
- ☆12Jun 10, 2023Updated 3 years ago
- MLIR 中文文档☆25Dec 1, 2025Updated 9 months ago
- Toy RISC-V LLVM backend☆32Aug 15, 2022Updated 4 years ago
- hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.☆50Sep 3, 2026Updated 3 weeks ago
- LeanStore is a B-tree based key-value storage library with high throughput and full ACID transactions.☆47Mar 10, 2026Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- easy cuda code☆101Dec 24, 2024Updated last year
- ☆13Oct 21, 2023Updated 2 years ago
- hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine☆60Nov 30, 2023Updated 2 years ago
- ACPO: Python ML training/inference framework for LLVM optimizations☆15Jul 2, 2025Updated last year
- A unification-based alias analysis and related tools☆35Oct 9, 2024Updated last year
- Artifact Evaluation for SpecFS [FAST'26]☆34Dec 28, 2025Updated 8 months ago
- Beautify github user activity display☆18Dec 9, 2024Updated last year
- A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.☆16Aug 7, 2022Updated 4 years ago
- 算子库☆17Jul 9, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- torch implementation of diloco☆30Jul 17, 2026Updated 2 months ago
- TVM learning and research☆13Jan 8, 2021Updated 5 years ago
- Stanford CS149 -- Assignment 2☆11Oct 15, 2025Updated 11 months ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 5 years ago
- E1000 driver in Rust for the Intel 82540EP/EM Gigabit Ethernet.☆20Aug 27, 2024Updated 2 years ago
- Game Engine From Scratch -- Rust China Conference 2020 topic by LemonHX and his team.☆14Dec 16, 2020Updated 5 years ago
- hvisor tool for root linux, includes CLI, Virtio daemon and hvisor kernel module☆17Sep 3, 2026Updated 3 weeks ago
- Let's write an x86 hypervisor in Rust from scratch!☆161Sep 10, 2023Updated 3 years ago
- Simulating Distributed Training at Scale☆17Sep 15, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Pipelined 64-bit RISC-V core☆17Mar 7, 2024Updated 2 years ago
- A toy memory store with great performance☆38Jun 9, 2026Updated 3 months ago
- RISC-V Development Boards Wandering Project. It is part of the Jiachen Project.☆52Sep 15, 2026Updated last week
- ☆42Updated this week
- A report card for your Rust application☆16Jun 8, 2024Updated 2 years ago
- ☆13Sep 19, 2024Updated 2 years ago
- A Large-Scale Automated Program Repair Benchmark of Real-World LLVM Middle-End Bugs☆22Mar 20, 2026Updated 6 months ago