☆68Nov 21, 2024Updated last year
Alternatives and similar repositories for learning-lm-rs
Users that are interested in learning-lm-rs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆74Jan 25, 2025Updated last year
- 训练营讲义☆20Jan 21, 2025Updated last year
- ☆53Updated this week
- ☆126Jan 22, 2026Updated 2 months ago
- InfiniTensor is a high-performance inference engine tailored for GPUs and AI accelerators. Its design focuses on effective deployment and…☆313Mar 16, 2026Updated last week
- 笔记☆52Aug 15, 2025Updated 7 months ago
- ☆12Jun 10, 2023Updated 2 years ago
- easy cuda code☆96Dec 24, 2024Updated last year
- 算子库（Rust）☆14Jul 24, 2025Updated 8 months ago
- High-performance KV cache storage for LLM inference — GPU offloading, SSD caching, and cross-node sharing via RDMA. Works with vLLM and S…☆27Updated this week
- ☆31Mar 9, 2026Updated 2 weeks ago
- hvisor tool for root linux, includes CLI, Virtio daemon and hvisor kernel module☆14Updated this week
- A tool for analyzing syntactic and semantic properties of C Preprocessor macros in C programs☆12Aug 27, 2025Updated 6 months ago
- LeanStore is a B-tree based key-value storage library with high throughput and full ACID transactions.☆48Mar 10, 2026Updated last week
- hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.☆49Feb 20, 2023Updated 3 years ago
- ☆13Jul 2, 2025Updated 8 months ago
- A unification-based alias analysis and related tools☆35Oct 9, 2024Updated last year
- ☆14Oct 21, 2023Updated 2 years ago
- hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine☆59Nov 30, 2023Updated 2 years ago
- waverless: A serverless framework written by rust with WASM, CRIU, FunctionGraph, Integrated Storage☆14May 22, 2025Updated 10 months ago
- A compiler for higher rank ML with type classes☆13Aug 29, 2020Updated 5 years ago
- Lean 函数式编程☆44Dec 17, 2025Updated 3 months ago
- A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.☆14Aug 7, 2022Updated 3 years ago
- Pipelined 64-bit RISC-V core☆15Mar 7, 2024Updated 2 years ago
- torch implementation of diloco☆22May 31, 2024Updated last year
- TVM learning and research☆13Jan 8, 2021Updated 5 years ago
- A domain-specific language (DSL) based on Triton but providing higher-level abstractions.☆94Mar 5, 2026Updated 2 weeks ago
- SYSU-ARCH is a LAB that focuses on the use and extending of simulators.☆10Dec 19, 2022Updated 3 years ago
- ☆11Mar 15, 2023Updated 3 years ago
- Problem Sets for MIT 6.512 Formal Reasoning About Programs, Spring 2023☆32May 10, 2023Updated 2 years ago
- 算子库☆17Jul 9, 2025Updated 8 months ago
- RISC-V Development Boards Wandering Project. It is part of the Jiachen Project.☆45Feb 4, 2026Updated last month
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- E1000 driver in Rust for the Intel 82540EP/EM Gigabit Ethernet.☆18Aug 27, 2024Updated last year
- Let's write an x86 hypervisor in Rust from scratch!☆162Sep 10, 2023Updated 2 years ago
- Game Engine From Scratch -- Rust China Conference 2020 topic by LemonHX and his team.☆14Dec 16, 2020Updated 5 years ago
- Simulating Distributed Training at Scale☆14Sep 15, 2025Updated 6 months ago
- A toy memory store with great performance☆39Dec 22, 2025Updated 3 months ago
- ☆13Sep 19, 2024Updated last year