The official repository for UltraEdit and UEStudio themes,
☆31Dec 6, 2021Updated 4 years ago
Alternatives and similar repositories for themes
Users that are interested in themes are comparing it to the libraries listed below
Sorting:
- ☆11Apr 2, 2019Updated 6 years ago
- VMware Products License Keys☆11Feb 22, 2025Updated last year
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- “Replace your politicians with code.” — Home of the Popularis Direct Democracy Whitepaper.☆11Oct 31, 2022Updated 3 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- Terraform module which creates Redis ElastiCache resources on AWS.☆12Dec 9, 2022Updated 3 years ago
- A CLI tool for GitLab☆17Feb 25, 2023Updated 3 years ago
- mechatronics firmware☆13Apr 14, 2025Updated 10 months ago
- DD Liberator 3D Gun Blueprint☆15May 10, 2013Updated 12 years ago
- ☆10Oct 18, 2024Updated last year
- Time management library for embedded devices☆12Apr 21, 2019Updated 6 years ago
- ☆14Jan 22, 2026Updated last month
- VHDL sources for a BT.656 to axi4-stream converter☆12Mar 20, 2023Updated 2 years ago
- ZX-Basic syntax highlighting for VS-Code☆11Dec 28, 2022Updated 3 years ago
- Code repository for my articles on blogs.embarcadero.com and pythongui.org.☆13Feb 6, 2025Updated last year
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- Convert Xilinx FPGA bitstream from the .bit format (as generated by Vivado) into the .bin format (as expected by Linux fpga_manager)☆14Sep 5, 2023Updated 2 years ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- Fubiz client for mac using Murlok.☆10Feb 4, 2017Updated 9 years ago
- Design of High-Level Synthesis of Xilinx FFT IP core via FFT library☆13Jul 17, 2023Updated 2 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 7 years ago
- Get Slack notifications on your Luxafor device☆15Dec 8, 2022Updated 3 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆13Apr 1, 2020Updated 5 years ago
- Main server portion of Bongo mail/calendar server☆11Jan 10, 2025Updated last year
- Exercism exercises in Tcl.☆11Feb 22, 2026Updated last week
- Real time monitoring solution☆10Sep 30, 2017Updated 8 years ago
- SDR-Transceiver☆10Dec 30, 2019Updated 6 years ago
- The demo report☆11Feb 16, 2026Updated 2 weeks ago
- Pushable iterable☆14Feb 28, 2024Updated 2 years ago
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- GSI Timing Gateware and Tools☆14Updated this week
- FPGA Additive White Gaussian Noise Generator Using the Box Mueller Method☆11Oct 7, 2016Updated 9 years ago
- A Delphi Wrapper around 7zip.dll and fix by flying wang☆10Mar 26, 2018Updated 7 years ago
- C++ System Development Kit for Nostr☆10Mar 13, 2025Updated 11 months ago