Harih7 / 5-stage-pipelined-MIPS-RISC-V-like-processorView on GitHub
A 5-stage pipelined MIPS processor implemented in Verilog featuring hazard detection, data forwarding, and branch handling.
52Mar 1, 2026Updated this week

Alternatives and similar repositories for 5-stage-pipelined-MIPS-RISC-V-like-processor

Users that are interested in 5-stage-pipelined-MIPS-RISC-V-like-processor are comparing it to the libraries listed below

Sorting:

Are these results useful?