Alternatives and similar repositories for selfdrive:

Users that are interested in selfdrive are comparing it to the libraries listed below

• mgiglia92 / robotics-crash-course
  Summer STEM robotics course
  ☆9Updated last year
• aolofsson / awesome-opensource-hardware-repos
  List of awesome open source hardware projects
  ☆342Updated 2 years ago
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆628Updated this week
• eugsokolov / ece464-databases
  ece464 databases class material
  ☆19Updated 3 weeks ago
• the-aerospace-corporation / satcat5
  SatCat5 is a mixed-media Ethernet switch that lets a variety of devices communicate on the same network.
  ☆437Updated last week
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆627Updated last month
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆311Updated this week
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆371Updated last month
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆964Updated this week
• google / CFU-Playground
  Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrol…
  ☆484Updated 2 months ago
• geohot / twitchcore
  It's a core. Made on Twitch.
  ☆258Updated 3 years ago
• zeroasiccorp / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆261Updated last week
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆615Updated 7 months ago
• YosysHQ / apicula
  Project Apicula 🐝: bitstream documentation for Gowin FPGAs
  ☆538Updated this week
• amaranth-lang / amaranth
  A modern hardware definition language and toolchain based on Python
  ☆1,640Updated 3 weeks ago
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆234Updated 2 weeks ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆208Updated 10 months ago
• lawrie / fpga_pio
  An attempt to recreate the RP2040 PIO in an FPGA
  ☆296Updated 8 months ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,494Updated this week
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆498Updated 6 months ago
• tinyvision-ai-inc / UPduino-v3.0
  UPduino 3.0: new 4 layer layout, various other improvements
  ☆332Updated last month
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆595Updated last week
• calcmogul / controls-engineering-in-frc
  Controls Engineering in the FIRST Robotics Competition
  ☆295Updated 2 weeks ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆660Updated this week
• sylefeb / Silice
  Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…
  ☆1,348Updated last week
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,396Updated this week
• os-fpga / open-source-fpga-resource
  A list of resources related to the open-source FPGA projects
  ☆397Updated 2 years ago
• openhwgroup / programs
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆206Updated this week
• 0BAB1 / HOLY_CORE_COURSE
  Learn how to build our own RV32I core and use it on FPGA.
  ☆98Updated last month
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆948Updated 3 years ago