Sobel–Feldman, Prewitt, Canny filter
☆19Nov 9, 2019Updated 6 years ago
Alternatives and similar repositories for Sobel-Feldman
Users that are interested in Sobel-Feldman are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆16Aug 21, 2019Updated 7 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- AVR CPU Core Implementation in Verilog HDL.☆15Oct 28, 2018Updated 7 years ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- Open Source Cell Library for Predictive CNFET Technology☆16Mar 12, 2026Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 12 years ago
- This repo is for synopsys icc2 flow for skywater 130nm PDK☆15Feb 7, 2023Updated 3 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11May 29, 2021Updated 5 years ago
- Pipelined FFT/IFFT 64 points processor☆11Jul 17, 2014Updated 12 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆19Jan 28, 2022Updated 4 years ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- Amber ARM-compatible core☆18Jul 17, 2014Updated 12 years ago
- ☆12Jul 21, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- My PhD thesis, titled "Reasonably Programmable Syntax"☆15Aug 28, 2018Updated 8 years ago
- Easy communication with NDI trackers (Polaris Vicra, Spectra, Vega, and Aurora)☆63Jun 6, 2024Updated 2 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆19Dec 1, 2023Updated 2 years ago
- 国内加速，可视化批量下载huggingFace文件☆19Jul 9, 2024Updated 2 years ago
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆26Jul 1, 2024Updated 2 years ago
- ☆13Jan 18, 2020Updated 6 years ago
- PID controller☆25Jul 17, 2014Updated 12 years ago
- OpenPiton Design Benchmark☆30Mar 6, 2023Updated 3 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆32Apr 29, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆23Jan 31, 2020Updated 6 years ago
- Path Planning Lab☆12Jul 6, 2022Updated 4 years ago
- This repository is about out ICPR work, GP-GAN: Gender Preserving GAN for Synthesizing Faces from Landmarks☆16Feb 6, 2019Updated 7 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆41Jun 2, 2021Updated 5 years ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆26Jan 27, 2023Updated 3 years ago
- ARM-CPU implemented verilog☆30Jan 13, 2024Updated 2 years ago
- Implementation of Reinforcement Learning Algorithms. Python, OpenAI Gym, Tensorflow. Exercises and Solutions to accompany Sutton's Book a…☆15May 18, 2018Updated 8 years ago
- ☆12Dec 8, 2022Updated 3 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆43Jun 3, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- This project is being developed as part of a Master's degree research sponsored by Brazil's CNPQ. It's goal is to design a hardware archi…☆38Oct 4, 2022Updated 3 years ago
- An implementation of TRPO with GAE in PyTorch☆16Jul 22, 2023Updated 3 years ago
- Code for paper "Poisoned classifiers are not only backdoored, they are fundamentally broken"☆26Jan 7, 2022Updated 4 years ago
- A PyTorch implementation of deep Q-learning for Atari games☆13Dec 4, 2018Updated 7 years ago
- CAN Protocol Controller☆43Jul 17, 2014Updated 12 years ago
- Generate heat map of a year.☆10Apr 13, 2022Updated 4 years ago
- Fast.ai study sessions organized by MLT.☆24Jul 21, 2019Updated 7 years ago