vijay03 / cs360v-f20Links
CS 360V Virtualization, Fall 2020, UT Austin CS Dept. Instructor: Vijay Chidambaram. Copyright held by Vijay Chidambaram and UT Austin.
☆65Updated 4 years ago
Alternatives and similar repositories for cs360v-f20
Users that are interested in cs360v-f20 are comparing it to the libraries listed below
Sorting:
- Yizhou' Homepage☆51Updated last month
- ☆63Updated last year
- A Filesystem Semi-Microkernel.☆42Updated last year
- ☆48Updated 2 years ago
- WineFS (SOSP 21): a huge-page aware file system for persistent memory☆36Updated last year
- ☆21Updated 4 years ago
- ☆57Updated 3 years ago
- LiTL: Library for Transparent Lock Interposition☆84Updated 2 years ago
- i10 kernel implementation (NSDI'20)☆52Updated 5 years ago
- https://rs3lab.github.io/SynCord/☆25Updated 2 years ago
- A Memory-Disaggregated Managed Runtime.☆66Updated 4 years ago
- Boki: Stateful Serverless Computing with Shared Logs [SOSP '21]☆83Updated 3 years ago
- ☆142Updated 11 months ago
- Bypassd is a novel I/O architecture that provides low latency access to shared SSDs.☆22Updated 4 months ago
- Linux source tree with Mitosis extension for x86_64.☆12Updated 4 years ago
- rkt-io Library OS for running Linux applications inside of Intel SGX enclaves☆33Updated 3 years ago
- Repo for CS 378 Virtualization course at the University of Texas at Austin CS Dept☆41Updated 5 years ago
- ☆44Updated 5 years ago
- Tool for checking crash-consistency for persistent-memory file systems (Eurosys 23)☆19Updated last year
- blk-switch kernel implementation (OSDI'21)☆73Updated last year
- Tools and experiments for 0sim. Simulate system software behavior on machines with terabytes of main memory from your desktop.☆21Updated 5 years ago
- ReFlex: Remote Flash == Local Flash☆90Updated 6 years ago
- ☆21Updated 8 years ago
- ☆16Updated 4 years ago
- MemLiner is a remote-memory-friendly runtime system.☆31Updated 2 years ago
- Mu: Microsecond Consensus for Microsecond Applications☆40Updated 4 years ago
- A tool for measuring the cache-coherence latencies of a processor (i.e., the latencies of loads, stores, CAS, FAI, TAS, and SWAP).☆78Updated 3 years ago
- ☆30Updated 3 years ago
- ☆36Updated 4 years ago
- ☆28Updated 5 years ago