Simple implementation of a classical ping pong buffer targeted (but not limited) to dsp applications
☆26Mar 22, 2021Updated 4 years ago
Alternatives and similar repositories for ping_pong_buffer
Users that are interested in ping_pong_buffer are comparing it to the libraries listed below
Sorting:
- Simple preemptive, realtime, multitask kernel made just for fun.☆11Jul 2, 2020Updated 5 years ago
- Analog Devices FreeRTOS repository☆20Feb 10, 2026Updated 2 weeks ago
- Fork of OpenOCD with NuttX thread support.☆24Jan 21, 2019Updated 7 years ago
- NXP Platform Accelerator for i.MXRT595 EVK☆11Jun 30, 2025Updated 8 months ago
- Compositional DSP Library☆25Mar 29, 2021Updated 4 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- Repo for "Centaur: Robust Multimodal Fusion for Human Activity Recognition"☆10Jan 9, 2024Updated 2 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Ril Daemon for cellular module☆10Aug 7, 2022Updated 3 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- Our Diploma Final year major project Visior Gate Pass System (VGPSYS). A Web app serving as a great advancement to an organization visito…☆11Nov 23, 2025Updated 3 months ago
- Versão da Franzininho para teste e validação do ESP32-S2☆38Apr 12, 2022Updated 3 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- Documentation about the Tympan☆14Jun 14, 2022Updated 3 years ago
- Efficient Software Platform TFSAP 7.1 and Matlab Package to compute Time-Frequency Distributions and related Time-Scale methods with extr…☆12Jun 22, 2017Updated 8 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 2 years ago
- Simple RTOS for Stm32☆12Nov 8, 2017Updated 8 years ago
- My beloved competitive programming repository☆10Feb 13, 2026Updated 2 weeks ago
- All projects on msp430 chip☆10Apr 4, 2015Updated 10 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- ☆11May 8, 2022Updated 3 years ago
- Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.☆13Oct 31, 2021Updated 4 years ago
- Revisiting Whittaker-Henderson Smoothing☆11Jun 19, 2025Updated 8 months ago
- Reliable Wrist PPG Monitoring by Mitigating Poor Skin Sensor Contact (Scientific Reports)☆18Feb 18, 2026Updated last week
- mirror of https://gitea.osmocom.org/electronics/atmel-asf-projects☆12Mar 8, 2020Updated 5 years ago
- GPIB to USB converter☆11Jan 3, 2014Updated 12 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- ESP8266 based Thermostat with touchscreen and Modbus support☆11Jan 24, 2020Updated 6 years ago
- Arduino Core for HC32F460☆10Jan 17, 2026Updated last month
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 7 months ago
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆16Sep 21, 2025Updated 5 months ago
- ☆10Nov 22, 2016Updated 9 years ago
- GitHub Badge showing the number of citations☆10Apr 21, 2025Updated 10 months ago