tyskink / LKML_C
nonoe
☆6Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for LKML_C
- An instruction set simulator (ISS) for the RV32/64I subset of the RISC-V instruction set.☆13Updated 4 years ago
- Run Linux on RISC-V Spike Simulator☆45Updated 3 weeks ago
- ☆40Updated last year
- XLS: Accelerated HW Synthesis☆1,210Updated this week
- Send video/audio over HDMI on an FPGA☆1,091Updated 9 months ago
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆2,985Updated 2 weeks ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,351Updated 3 weeks ago
- An FPGA-based USB full-speed device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA common IOs…☆609Updated last year
- The ML_Attack_XOR_PUF is a Machine Learning-based model for attacking the XOR Physical Unclonable Functions using a small number of chall…☆15Updated 4 years ago
- Python Code and Dataset for different PUFs☆16Updated 3 years ago
- VexRiscv reference platforms for the pqriscv project☆15Updated 8 months ago
- 一篇全面的 Bluespec SystemVerilog (BSV) 中文教程,介绍了BSV的调度、FIFO数据流、多态等高级特性,展示了BSV相比于传统Verilog开发的优势。☆510Updated last year
- Circuit IR Compilers and Tools☆1,670Updated this week
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software☆3,874Updated last week
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware☆699Updated 11 months ago
- Index of the fully open source process design kits (PDKs) maintained by Google.☆87Updated 2 years ago
- The USRP™ Hardware Driver FPGA Repository☆264Updated 2 years ago
- ☆21Updated last year
- ☆17Updated 10 years ago
- Verilog I2C interface for FPGA implementation☆544Updated 3 months ago
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器,可以从FAT16或FAT32格式的SD卡中读取文件。☆266Updated last year
- Universal utility for programming FPGA☆1,214Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,372Updated 3 weeks ago
- Magic VLSI Layout Tool☆493Updated this week
- An FPGA-based PNG image decoder, which can extract original pixels from PNG files. 基于FPGA的PNG图像解码器,可以从PNG文件中解码出原始像素。☆87Updated last year
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆194Updated 6 years ago
- An FPGA-based AXI4 DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆143Updated last year
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆207Updated this week
- An open source USB bootloader for FPGAs☆356Updated last year
- Learning FPGA, yosys, nextpnr, and RISC-V☆2,569Updated 6 months ago
- Verilator open-source SystemVerilog simulator and lint system☆2,545Updated this week