tbpaolini / PyJpegDecoderLinks
A JPEG decoder made in Python, that supports both baseline (sequential) and progressive images.
☆25Updated 4 years ago
Alternatives and similar repositories for PyJpegDecoder
Users that are interested in PyJpegDecoder are comparing it to the libraries listed below
Sorting:
- A comparison of many lossless image compression formats.☆56Updated 6 months ago
- NBLI is a fast, better lossless image compression algorithm. The optimized version (fNBLI) can get 1.5x compression ratio, 8x faster enco…☆90Updated last year
- Python implementation of H264☆58Updated last month
- A Python based fixed-point implementation of the Infinite-ISP design for ASIC and FPGA design and verification.☆31Updated 7 months ago
- A bit-serial CPU written in VHDL, with a simulator written in C.☆133Updated last year
- A lightweight image converter which supports PNG, PNM, BMP, QOI, JPEG-LS, and H.265 intra-frame.☆54Updated 6 months ago
- Algorithmic C Datatypes☆133Updated last month
- A hardware-optimized high-quality pseudorandom number generator☆37Updated 6 months ago
- ☆20Updated 2 months ago
- Quite OK Image FPGA Encoder and Decoder☆24Updated 2 years ago
- The Final Project of team 8, NTUEE, Digital Circuits Lab (2021 Fall)☆37Updated 3 years ago
- xk265:HEVC/H.265 Video Encoder IP Core (RTL)☆266Updated 2 years ago
- JPEG编解码从零开始实现(python JPEG codec)☆10Updated 3 years ago
- Hardware implement of HEVC/WC☆80Updated 5 years ago
- High throughput JPEG decoder in Verilog for FPGA☆250Updated 3 years ago
- Graphics demos☆112Updated last year
- SoftFloat release 3☆314Updated 9 months ago
- xk264:AVC/H.264 Video Encoder IP Core (RTL)☆50Updated 2 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆37Updated last year
- Minimalistic H264/SVC encoder single header library☆568Updated 5 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆74Updated last week
- This project is being developed as part of a Master's degree research sponsored by Brazil's CNPQ. It's goal is to design a hardware archi…☆31Updated 3 years ago
- A configurable RTL to bitstream FPGA toolchain☆55Updated last week
- xkDLA:XinKai Deep Learning Accelerator (RTL)☆39Updated last year
- WIP 100BASE-TX PHY☆77Updated last year
- HEVC 编码标准学习笔记☆26Updated 2 years ago
- DAC System Design Contest 2020☆29Updated 5 years ago
- ☆14Updated 4 years ago
- A Synthesizable implementation of H.264 Video Decoding☆33Updated 9 years ago
- A Basic C++ RISC-V Emulator☆19Updated 5 years ago