piotr-maciag / OeSNN-UADView external linksLinks
☆11Nov 11, 2019Updated 6 years ago
Alternatives and similar repositories for OeSNN-UAD
Users that are interested in OeSNN-UAD are comparing it to the libraries listed below
Sorting:
- An automated HDC platform☆11Updated this week
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- Vector Symbolic Architecture library☆11Mar 27, 2023Updated 2 years ago
- ☆12Oct 13, 2021Updated 4 years ago
- Implementation of the ICIP paper "GPU-ACCELERATED SIFT-AIDED SOURCE IDENTIFICATION OF STABILIZED VIDEOS"☆11Oct 6, 2023Updated 2 years ago
- Compares various time-series feature sets on computational performance, within-set structure, and between-set relationships.☆11Jun 3, 2022Updated 3 years ago
- ☆11Nov 24, 2020Updated 5 years ago
- Feature Selection using Simulated Annealing☆11Aug 10, 2022Updated 3 years ago
- A Verilog implementation of a hand-written digit recognition Neural Network☆10Nov 16, 2024Updated last year
- Integrating Event-based Dynamic Vision Sensors with Sparse Hyperdimensional Computing☆11Jul 9, 2020Updated 5 years ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Apr 20, 2023Updated 2 years ago
- (b)ash script using curl for duodian Internet login in Chongqing University☆12Mar 27, 2022Updated 3 years ago
- ☆10Jan 5, 2022Updated 4 years ago
- Efficient single-pass hyperdimensional classifier. Mirror of https://gitlab.com/biaslab/onlinehd☆11Jan 31, 2021Updated 5 years ago
- eSNN - Learning similarity measure from data☆12Nov 28, 2019Updated 6 years ago
- Anomaly Detection for time-series using Multilevel Wavelet Decomposition Networks.☆10Dec 11, 2019Updated 6 years ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆13Feb 16, 2024Updated 2 years ago
- ☆10Apr 21, 2025Updated 9 months ago
- A python package for simulation and analysis of dynamic Boolean network models☆11Jan 23, 2019Updated 7 years ago
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated 10 months ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆13Nov 4, 2022Updated 3 years ago
- ☆10Dec 5, 2020Updated 5 years ago
- A library that you can use to build spiking neural network brains for your Arduino robots! Largely allows you to follow the paradigms of …☆10Nov 21, 2015Updated 10 years ago
- Anomaly detection in time series of graph data☆10Dec 3, 2013Updated 12 years ago
- This repository contains the models and training scripts used in the papers: "Quantizing Spiking Neural Networks with Integers" (ICONS 20…☆13Oct 20, 2020Updated 5 years ago
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11May 25, 2024Updated last year
- ☆13Jul 9, 2024Updated last year
- Human activity recognition using hyperdimensional computing based on Kinect's skeleton data☆11Jun 5, 2017Updated 8 years ago
- SNN on FPGA☆12Apr 26, 2022Updated 3 years ago
- ☆12Jul 24, 2018Updated 7 years ago
- ☆15Jun 18, 2021Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆11Jan 27, 2022Updated 4 years ago
- Sample selection using Kennard-Stone algorighm☆11Jul 15, 2019Updated 6 years ago
- Domain-Agnostic Supervised Learning with Hyperdimensional Computing☆13Jun 14, 2024Updated last year
- PyBullet-based Robot Simulation and Motion Planning maintained by CAIRO Lab.☆12Jul 6, 2023Updated 2 years ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆13May 9, 2022Updated 3 years ago
- Using kmeans clustering, hierarchical clustering, and dynamic time warp to find natural groups in mutual funds and broker dealer offices☆12Jun 8, 2018Updated 7 years ago
- Router 1 x 3 verilog implementation☆15Sep 5, 2021Updated 4 years ago