Alternatives and similar repositories for arl

Users that are interested in arl are comparing it to the libraries listed below

• heyfey / sv-pathfinder
  VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…
  ☆34Updated 3 months ago
• nanamake / vcd2json
  Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.
  ☆40Updated last year
• asicguy / spacex_uart
  Project and presentation for SpaceX Application
  ☆14Updated 8 years ago
• siliconcompiler / lambdalib
  Verilog hardware abstraction library
  ☆45Updated this week
• dalance / sdcx
  ☆16Updated last week
• eine / hwd-ide
  ☆20Updated 5 years ago
• openformal / sva_basics
  This repository is compilation of basics of System Verilog Assertions in context of formal verification
  ☆24Updated 6 years ago
• vlotnik / uvm_sin_cos_table
  Contains source code for sin/cos table verification using UVM
  ☆21Updated 4 years ago
• HEP-SoC / SoCMake
  CMake based hardware build system
  ☆35Updated last week
• esynr3z / pyhdlsim
  Example of Python and PyTest powered workflow for a HDL simulation
  ☆15Updated 5 years ago
• jonpry / Pill
  Skill language interpreter
  ☆73Updated 5 years ago
• hurisson / pyuvm_primer
  Examples for using pyuvm
  ☆21Updated last year
• FPGA-InsideOut / hdlgadgets
  human-in-the-loop HDL training tool
  ☆40Updated last year
• alexander-forster / cohdl
  A Python to VHDL compiler
  ☆17Updated 9 months ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆164Updated 2 months ago
• erinadreno / list_of_Xilinx_FPGAs
  ☆38Updated 7 months ago
• StanfordVLSI / DaVE
  tools regarding on analog modeling, validation, and generation
  ☆22Updated 2 years ago
• semify-eda / fstdumper
  Verilog VPI module to dump FST (Fast Signal Trace) databases
  ☆19Updated 2 years ago
• avidan-efody / wave_rerunner
  Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.
  ☆63Updated 4 years ago
• qleenju / PDPU
  PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications
  ☆43Updated 2 years ago
• XedaHQ / xeda
  Cross EDA Abstraction and Automation
  ☆41Updated 2 months ago
• nrot / WaveGen
  ☆11Updated 2 years ago
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆109Updated 5 months ago
• ShonTaware / RISC-V_Core_4_Stage
  RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set
  ☆15Updated 5 years ago
• CESNET / ofm
  Open FPGA Modules
  ☆24Updated last year
• VHDL / PoC
  IP Core Library - Published and maintained by the Open Source VHDL Group
  ☆52Updated 2 months ago
• controlpaths / verilog_parser
  A python based verilog parser
  ☆20Updated 5 years ago
• sgherbst / pysvinst
  Python library for parsing module definitions and instantiations from SystemVerilog files
  ☆26Updated 4 years ago
• pulp-platform / pulp-ethernet
  ☆14Updated 10 months ago
• yuri-panchul / systemverilog-homework
  SystemVerilog language-oriented exercises
  ☆142Updated last week