An interface to SAT solver tools (like minisat)
☆62Dec 16, 2025Updated 2 months ago
Alternatives and similar repositories for satispy
Users that are interested in satispy are comparing it to the libraries listed below
Sorting:
- A Python API for the MiniSat and MiniCard constraint solvers.☆22Jan 1, 2026Updated 2 months ago
- An Extensible Framework for Hardware Verification and Debugging☆18Sep 14, 2022Updated 3 years ago
- ☆10Oct 15, 2021Updated 4 years ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 9 months ago
- ☆15Nov 9, 2022Updated 3 years ago
- A Formal Verification Framework for Chisel☆19Apr 9, 2024Updated last year
- Hardware Formal Verification☆17Aug 10, 2020Updated 5 years ago
- CNF generator in DIMACS format. It produces common families of CNFs.☆71Aug 11, 2025Updated 6 months ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- ☆19Jul 12, 2024Updated last year
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- A fast and certifying solver for quantified Boolean formulas.☆26Apr 29, 2025Updated 10 months ago
- ☆19Dec 29, 2014Updated 11 years ago
- LinearArbitrary-SeaHorn is a CHC solver for LLVM-based languages.☆22Mar 13, 2023Updated 2 years ago
- A copy of the latest version of MVSIS☆12Apr 18, 2021Updated 4 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Integer Multiplier Generator for Verilog☆24Jul 4, 2025Updated 8 months ago
- MachSMT: An ML-Driven Algorithm Selection tool for SMT Solvers☆25Apr 21, 2023Updated 2 years ago
- A SAT solver implementation in VHDL, team tussle☆21Apr 13, 2016Updated 9 years ago
- ☆11Jul 1, 2025Updated 8 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- A tiny tool to learn the assembly code☆12Feb 17, 2017Updated 9 years ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 7 months ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- The probSAT SAT Solver☆26Oct 21, 2022Updated 3 years ago
- py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).☆49Dec 21, 2025Updated 2 months ago
- TRACER Symbolic Execution Tool☆28Jun 16, 2020Updated 5 years ago
- propositional satisfiability problem (SAT) goes neural and deep☆12Aug 17, 2021Updated 4 years ago
- CUDA program to find the tallest possible cacti in Minecraft.☆10Jan 1, 2024Updated 2 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Artifact for paper "Chronosymbolic: Efficient CHC Solving with Symbolic Reasoning and Inductive Learning" in Python☆11Aug 4, 2024Updated last year
- A continuous local search SAT solver based on Fourier expansion for hybrid Boolean constraints.☆12Sep 18, 2024Updated last year
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated 11 months ago
- RISC-V Formal in Chisel☆12Apr 9, 2024Updated last year
- Nsolv - A front-end that allows multiple SMTLIBv2 compliant solvers to executed in parallel.☆11Dec 7, 2012Updated 13 years ago
- Synthesis Format Conversion Tool☆27Nov 18, 2025Updated 3 months ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- ☆13Feb 6, 2021Updated 5 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 9 years ago