patches for graphviz
☆24Sep 13, 2016Updated 10 years ago
Alternatives and similar repositories for GraphViz_x64
Users that are interested in GraphViz_x64 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Python interface to Graphviz graph drawing package☆12Aug 4, 2014Updated 12 years ago
- C++ library for dynamic graph layout☆11Jun 21, 2025Updated last year
- A sandbox about python☆11Nov 16, 2021Updated 4 years ago
- Logtalk 2.x development version☆14Sep 20, 2012Updated 14 years ago
- Marvin - Android kernel build tool☆14Nov 30, 2013Updated 12 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- SWI-Prolog 2-Way interface to Commmon Language Interface☆13Jan 21, 2017Updated 9 years ago
- ☆11Aug 8, 2026Updated 2 months ago
- If at first you don't succeed☆12Sep 25, 2020Updated 6 years ago
- A Jupyter kernel for Logtalk☆15Aug 23, 2025Updated last year
- A simple minimax chess engine written in prolog☆11May 8, 2023Updated 3 years ago
- Simple BlackJack game via Browser using SWI Prolog, Tau Prolog☆10Feb 2, 2020Updated 6 years ago
- Fork of ffmpeg (git://source.ffmpeg.org/ffmpeg.git). Required to compile avrecode lossless video compression (https://github.com/dropbox/…☆19May 22, 2016Updated 10 years ago
- Extended and external tests for Verilator testing☆19Oct 16, 2026Updated 2 weeks ago
- Lightweight Prolog-like Interpreter and nested tuple store for unification-based tuple mining in Python☆21Mar 1, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- VivoMind Prolog Unicode Resources☆13Feb 15, 2017Updated 9 years ago
- Former home Java language client (master) for SWI-Prolog pengines - see simularity/JavaPengine☆10May 8, 2016Updated 10 years ago
- Online partial evaluator for pure Prolog programs (with built-ins)☆13Jan 12, 2026Updated 9 months ago
- Pure prolog JSON encoding and decoding library plus some simple utility functions.☆12Jun 10, 2015Updated 11 years ago
- New development on tirpc☆24Jul 31, 2024Updated 2 years ago
- Cache-accel: FPGA Accelerated Multi-Core Cache Simulator☆14Mar 12, 2022Updated 4 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Oct 17, 2019Updated 7 years ago
- Anomaly detection system for heart diseases from ECG using machine learning☆12Feb 15, 2017Updated 9 years ago
- ☆20May 5, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Python module to control network interfaces.☆21Oct 29, 2018Updated 8 years ago
- Eclipse Layout Kernel - Test models☆23Aug 16, 2024Updated 2 years ago
- ☆15Sep 21, 2021Updated 5 years ago
- Functional Geometry in Prolog☆18May 17, 2020Updated 6 years ago
- Deep learning for 12-lead ECG classification☆12Jul 6, 2023Updated 3 years ago
- A Python-native clone of LLVMs FileCheck tool☆25Sep 3, 2026Updated last month
- Symbolic differentation of algebraic expressions with Python and Tcl interfaces.☆20Oct 24, 2026Updated last week
- introspect your Pylint configuration and figure out what Ruff rules to enable or disable☆26Jan 11, 2025Updated last year
- Template engine for ISO Prolog, based on Jinja and Tera☆21Feb 5, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆16Jan 14, 2021Updated 5 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated last year
- This repository contains CGRA-ME Framework from University of Toronto. This is uploaded in this repository only for quick and easy access…☆13Nov 15, 2021Updated 4 years ago
- ☆10Jun 10, 2025Updated last year
- ☆16Sep 14, 2020Updated 6 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 7 years ago
- Prolog binding for terminusdb-store☆23Jun 13, 2022Updated 4 years ago