mhamdan91 / cnn-vhdl-generator
AUTOMATIC VHDL GENERATION FOR CNN MODELS
☆31Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for cnn-vhdl-generator
- PYNQ Composabe Overlays☆67Updated 5 months ago
- Xilinx AXI VIP example of use☆32Updated 3 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆65Updated 3 months ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆80Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆59Updated last month
- Systolic array based simple TPU for CNN on PYNQ-Z2☆21Updated 2 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆127Updated 5 months ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆54Updated 3 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆63Updated last year
- Convolutional Neural Network Implemented in Verilog for System on Chip☆23Updated 5 years ago
- A 2D convolution hardware implementation written in Verilog☆42Updated 3 years ago
- ☆71Updated 11 months ago
- ☆60Updated 5 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆71Updated 5 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆98Updated 4 years ago
- ☆26Updated 5 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆25Updated 4 years ago
- Quick Example how to generate an custom AXI4 IP with AXI4-Full interface (burst) for the Zynq (ZedBoard)☆37Updated 7 years ago
- ☆51Updated 5 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆44Updated last year
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆36Updated 11 months ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆19Updated 3 years ago
- Board files to build Ultra 96 PYNQ image☆152Updated 2 months ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆67Updated 4 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆50Updated 2 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆44Updated 9 months ago
- Convolutional Neural Network Using High Level Synthesis☆83Updated 4 years ago
- ☆15Updated last year
- round robin arbiter☆68Updated 10 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆45Updated 7 months ago