Alternatives and similar repositories for courses:

Users that are interested in courses are comparing it to the libraries listed below

• kevin-w-du / BookCode
  Source code for my books
  ☆163Updated 2 years ago
• MATCHA-MIT / SHD-StarterCode
  Student Starter Code for Secure Hardware Design at MIT
  ☆72Updated 10 months ago
• paramshah10 / Berkeley-CS61C
  Repository for Computer Architecture Class at UC Berkeley
  ☆8Updated 5 years ago
• riscv / riscv-memory-tagging
  Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores
  ☆14Updated last month
• ThaumicMekanism / venus
  RISC-V instruction set simulator built for education
  ☆155Updated 2 years ago
• cs161-staff / textbook
  Online textbook for CS 161: Computer Security at UC Berkeley.
  ☆75Updated 4 months ago
• gon1332 / mars
  MIPS Assembler and Runtime Simulator
  ☆27Updated 3 months ago
• johnwinans / riscv-toolchain-install-guide
  How to download & install qemu a toolchain suitable for building and running freestanding RISC-V C/C++ programs
  ☆55Updated 10 months ago
• comparch-security / chipyard-random-llc
  A Rocket-Chip with a Dynamically Randomized LLC
  ☆13Updated 7 months ago
• seed-labs / seed-labs
  SEED Labs developed in the last 20 years.
  ☆824Updated last month
• riscv-admin / riscv-landscape
  🌄 RISC-V Ecosystem Landscape: a living document that developers, investors, vendors, researchers and others can use as a resource on the…
  ☆14Updated this week
• hubbsvtgc / LearnRISC-V
  Learn RISC-V
  ☆19Updated 4 months ago
• ksco / chibicc-riscv
  A fork of chibicc ported to RISC-V assembly.
  ☆40Updated 2 years ago
• jlpteaching / dinocpu
  A teaching-focused RISC-V CPU design used at UC Davis
  ☆149Updated 2 years ago
• Ohyoukillkenny / riscv-simulator
  simulator for riscv instruction set
  ☆24Updated 2 years ago
• PacktPublishing / Computer-Architecture-with-Python-and-ARM
  Computer Architecture with Python and ARM, published by Packt.
  ☆23Updated last year
• ultraembedded / riscv-linux-boot
  Trivial RISC-V Linux binary bootloader
  ☆50Updated 4 years ago
• gfw-report / ndss25-wallbleed
  This repo includes the artifacts for the NDSS 2025 paper "Wallbleed: A Memory Disclosure Vulnerability in the Great Firewall of China": h…
  ☆29Updated last month
• YanB25 / Tomasulo
  An out-of-order execution algorithm for pipeline CPU, implemented by verilog
  ☆39Updated 7 years ago
• courses-at-nju-by-hfwei / compilers-resources
  Resources on Compilers
  ☆84Updated 4 months ago
• minlanyu / cs145-site
  ☆29Updated last week
• Penglai-Enclave / Penglai-Enclave-sPMP
  Penglai Enclave is an open-sourced, secure and scalable TEE system for RISC-V.
  ☆140Updated last month
• iscas-tis / riscv-spec-core
  Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.
  ☆13Updated last week
• computation-structures / course
  Course materials for MIT 6.004 Computation Structures.
  ☆20Updated 2 months ago
• Babtsov / jos
  Detailed solutions to assignments of MIT's Operating Systems Engineering course
  ☆52Updated 11 months ago
• x653 / xv6-riscv-fpga
  Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).
  ☆46Updated 2 years ago
• minlanyu / cs243-site
  ☆63Updated 4 months ago
• karanbhatia92 / os161-kernel
  Operating System OS/161 Kernel Development
  ☆52Updated 7 years ago
• Mazin-O3 / Veecom
  Simple Yet Powerful RISC-V Computer
  ☆117Updated 3 months ago
• minispec-hdl / minispec
  Minispec Hardware Description Language
  ☆21Updated last year