itstrive / itstrive.github.com

Related projects ⓘ

Alternatives and complementary repositories for itstrive.github.com

• yueyingjun / w1605
  ☆6Updated 7 years ago
• xupsh / Alveo_Chinese
  Chinese Guide for Alveo Getting Started
  ☆10Updated 4 years ago
• zhemao / creek
  A vector processor implemented in Chisel
  ☆21Updated 10 years ago
• harvard-acc / ESP_Systolic_Array_Accelerator
  ☆3Updated 3 years ago
• lowRISC / uncore
  ☆10Updated 3 years ago
• kammoh / chisel-arithmetics
  Implementation of low-level hardware arithmatic operations in Chisel
  ☆8Updated 5 years ago
• DSDL-EE / PYNQ-ZU_Tutorial
  ☆11Updated last year
• masc-ucsc / fluid
  Fluid Pipelines
  ☆11Updated 6 years ago
• vinodpa / OpenProjects
  ☆22Updated 8 months ago
• hyoukjun / microswitch-noc
  ☆22Updated 5 years ago
• CMU-SAFARI / HWASim
  HWASim is a simulator for heterogeneous systems with CPUs and Hardware Accelerators (HWAs). It is released with the DASH memory scheduler…
  ☆17Updated 8 years ago
• cla7aye15I4nd / trivial-riscv-cpu
  A trivial riscv cpu with tomasulo algorithm implemented in Verilog HDL. Support out-of-order execution and pipline and can run in FPGA wi…
  ☆13Updated 4 years ago
• nhynes / chisel3-axi
  Chisel3 AXI4-{Lite, Full, Stream} Definitions
  ☆13Updated 5 years ago
• msyksphinz-self / riscv-vector-tests
  Original test vector of RISC-V Vector Extension
  ☆11Updated 3 years ago
• coleblackman / TIDENet
  TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…
  ☆16Updated last year
• aekanshd / booths-multiplier-using-verilog
  ☆10Updated 5 years ago
• donpromax / ECC-Verilog-HDL-AutoGenerator
  a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.
  ☆11Updated 4 years ago
• hichem / I2C
  SystemC Design of a Master/Slave I2C Bus
  ☆18Updated 9 years ago
• georgia-tech-synergy-lab / hardtaco-hls
  HLS project modeling various sparse accelerators.
  ☆11Updated 2 years ago
• rick-heig / nvme_csd
  A Software Framework for Hardware Agnostic NVMe Computational Storage Devices
  ☆13Updated 3 weeks ago
• thiemchu / rvcorep
  ☆9Updated 2 years ago
• PeterAaser / tdt4255-chisel-intro
  ☆25Updated 4 years ago
• nullromo / compression-accelerator
  Implementation of the Snappy compression algorithm as a RoCC accelerator
  ☆11Updated 5 years ago
• SeniorProject-2016 / Chip-Design
  Design and Verification of a Complete Application Specific Integrated Circuit
  ☆11Updated 7 years ago
• pulp-platform / axi_spi_master
  ☆20Updated 5 years ago
• Xilinx / pcie_qdma_ats_example
  ☆21Updated 3 years ago
• asveske / apb_vip
  APB VIP (UVM)
  ☆12Updated 6 years ago
• CMU-SAFARI / CROW
  Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …
  ☆15Updated 5 years ago
• chipsalliance / diplomacy
  ☆16Updated 4 months ago