xv6 porting on armv7 cpu
☆24Jul 5, 2014Updated 12 years ago
Alternatives and similar repositories for xv6-armv7
Users that are interested in xv6-armv7 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OS support for 64 bit ARM architecture☆55Aug 29, 2018Updated 7 years ago
- This is an xv6 port to Raspberry Pi☆45Oct 4, 2017Updated 8 years ago
- ☆40Jun 13, 2015Updated 11 years ago
- A toy programming language to learn compiler design☆14Mar 18, 2014Updated 12 years ago
- XSL Transform to convert Docbook XML to HTMLBook☆19Apr 15, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Pez is a Forth dialect based on Atlast, with expanded capabilities and more portability.☆34Apr 5, 2015Updated 11 years ago
- EiC C Interpreter☆21Apr 15, 2015Updated 11 years ago
- html -> htmlbook parser☆27Mar 21, 2025Updated last year
- prepl is a REPL implementation, also known as a Lisp listener☆14Jun 11, 2025Updated last year
- PilOS - A Stand-Alone Operating System☆14Aug 1, 2017Updated 8 years ago
- http://cdr.eurolisp.org/document/2/☆17Sep 14, 2025Updated 10 months ago
- A cartesian coordinate system for the EEZYbotARM MK2 project that I use for my "Dave" project.☆18Sep 2, 2021Updated 4 years ago
- A kind of "pure" PicoLisp (not "pure Lisp"!).☆13Aug 22, 2017Updated 8 years ago
- A lisp interpreter☆13Oct 1, 2020Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Repositório com material de referência para o kit RZ-EasyFPGA A2.2☆15Feb 10, 2022Updated 4 years ago
- draw nice vextor fonts in openGL. C implementation using freetype of loop blinn technique for rendering vector graphics on gpu☆12Sep 24, 2010Updated 15 years ago
- 《汇编语言一发入魂》配套代码☆15May 30, 2020Updated 6 years ago
- Common Lisp implementation of Trie data structure.☆13Jan 10, 2023Updated 3 years ago
- xv6 ported to x86_64.☆10Jan 9, 2021Updated 5 years ago
- Design and simulate a simplified ARM single-cycle processor using SystemVerilog.☆10Sep 13, 2019Updated 6 years ago
- z80 computer bios, schematics and cad files☆13Mar 23, 2021Updated 5 years ago
- experiments in lisp static analysis☆12Oct 12, 2015Updated 10 years ago
- Common Lisp binding for OpenCL API☆10Aug 15, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The spec for "ANSI Escape sequences" in searchable, linkable form